{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T15:15:58Z","timestamp":1771686958576,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/jssc.2015.2413841","type":"journal-article","created":{"date-parts":[[2015,4,13]],"date-time":"2015-04-13T18:56:43Z","timestamp":1428951403000},"page":"1491-1501","source":"Crossref","is-referenced-by-count":34,"title":["Layer-Aware Program-and-Read Schemes for 3D Stackable Vertical-Gate BE-SONOS NAND Flash Against Cross-Layer Process Variations"],"prefix":"10.1109","volume":"50","author":[{"given":"Chun-Hsiung","family":"Hung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yih-Shan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao-Jen","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzu-Neng","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-Jang","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jo-Yu","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuo-Nan","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hang-Ting","family":"Lue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Hao","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Lin","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ti-Wen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzung Shen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung Kuang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Yu","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Yuan","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691152"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176694"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288687"},{"key":"ref10","first-page":"22","article-title":"Multi-stacked 1 G cell\/layer pipe-shaped BiCS flash memory","author":"maeda","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","first-page":"192","article-title":"Vertical cell array using TCAT (Terabit cell array transistor) technology for ultra high density NAND flash memory","author":"jang","year":"2009","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref12","first-page":"186","article-title":"Novel vertical-stacked-array-transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (solid state drive)","author":"kim","year":"2009","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref13","first-page":"188","article-title":"Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage","author":"kim","year":"2009","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref14","first-page":"29.7.1","article-title":"Novel 3-dimensional dual control-gate with surrounding floating-gate (DC-SF) NAND flash cell for 1 Tb file storage application","author":"whang","year":"2010","journal-title":"IEEE Int Electron Devices Meeting (IEDM) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479011"},{"key":"ref16","first-page":"334","article-title":"Three-dimensional 128 Gb MLC vertical NAND flash-memory with 24-WL stacked layers and 50 MB\/s high-speed programming","author":"park","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556199"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478963"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479015"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2202209"},{"key":"ref4","first-page":"436","article-title":"128 Gb 3 b\/cell NAND flash memory in 19 nm technology with 18 MB\/s write rate and 400 Mb\/s toggle mode","author":"li","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref3","first-page":"430","article-title":"A 64 Gb 533 Mb\/s DDR interface MLC NAND flash in sub-20 nm technology","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"328","article-title":"A 93.4 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 64 Gb MLC NAND-flash memory with 16 nm CMOS technology","author":"choi","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","first-page":"1","article-title":"Study of the programming sequence induced back-pattern effect in split-page 3D Vertical-Gate (VG) NAND flash","author":"chen","year":"2014","journal-title":"Proc Symp VLSI Technology Systems and Applications (VLSI-TSA)"},{"key":"ref5","first-page":"326","article-title":"A 128 Gb MLC NAND-flash device using 16 nm planar cell","author":"helm","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418970"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref2","first-page":"422","article-title":"A 19 nm 112.8 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 64 Gb multi-level flash memory with 400 Mb\/s\/pin 1.8 V toggle mode interface","author":"shibata","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","first-page":"136","article-title":"Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices","author":"katsumata","year":"2009","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2013.2278087"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/16.678579"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1995.520690"},{"key":"ref21","first-page":"20","article-title":"3D stackable vertical-gate BE-SONOS NAND flash with layer-aware program-and-read schemes and wave-propagation fail-bit-detection against cross-layer process variations","author":"hung","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref24","first-page":"420","article-title":"A 34 MB\/s-program-throughput 16 Gb MLC NAND with all-bitline architecture in 56 nm","author":"cernea","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"112","article-title":"A 130 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/formula> 256 Mb NAND flash with shallow trench isolation technology","author":"imamiya","year":"1999","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1995.520689"},{"key":"ref25","first-page":"234","article-title":"A negative <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{\\rm th}$<\/tex><\/formula> cell architecture for highly scalable, excellently noise-immune, and highly reliable NAND flash memories","author":"takeuchi","year":"1998","journal-title":"Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7112217\/07084680.pdf?arnumber=7084680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:45Z","timestamp":1642006005000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7084680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2413841","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}