{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:22:57Z","timestamp":1764174177710},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/jssc.2015.2413846","type":"journal-article","created":{"date-parts":[[2015,4,15]],"date-time":"2015-04-15T18:50:50Z","timestamp":1429123850000},"page":"1645-1656","source":"Crossref","is-referenced-by-count":26,"title":["A WCDMA\/WLAN Digital Polar Transmitter With Low-Noise ADPLL, Wideband PM\/AM Modulator, and Linearized PA"],"prefix":"10.1109","volume":"50","author":[{"given":"Shiyuan","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Howard C.","family":"Luong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032271"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2307876"},{"key":"ref12","first-page":"168","article-title":"A 20 dBm 2.4 GHz digital outphasing transmitter for WLAN application in 32 nm CMOS","author":"madoglio","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252522"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004338"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163469"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523255"},{"key":"ref17","first-page":"519","article-title":"A 4.1-to-6.5 GHz transformer-coupled CMOS quadrature digitally-controlled oscillator with quantization noise suppression","author":"zheng","year":"2012","journal-title":"IEEE RFIC Dig Tech Papers"},{"key":"ref18","first-page":"189","article-title":"A 4.1 GHz?6.5 GHz all-digital frequency synthesizer with a 2nd-order noise-shaping TDC and a transformer-coupled QVCO","author":"alan","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004867"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.735526"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2808","DOI":"10.1109\/JSSC.2009.2028753","article-title":"A low-noise wideband digital phase-locked loop based on a coarse-fine time-to-digital converter with subpicosecond resolution","volume":"44","author":"minjae","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.972151"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref6","first-page":"332","article-title":"A 24.7 dBm all-digital RF transmitter for multimode broadband applications in 40 nm CMOS","author":"lu","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2186720"},{"key":"ref8","first-page":"57","article-title":"A WCDMA\/WLAN digital polar transmitter with AM replica feedback linearization in 65 nm CMOS","author":"zheng","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref7","first-page":"375","article-title":"A WCDMA\/WLAN digital polar transmitter with low-noise ADPLL, wide-band PM\/AM modulator and linearized PA in 65 nm CMOS","author":"zheng","year":"2014","journal-title":"Proc ESSCIRC"},{"key":"ref2","first-page":"342","article-title":"A 0.27 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{2}$<\/tex><\/formula> 13.5 dBm 2.4 GHz all-digital polar transmitter using 34%-efficiency class-D DPA in 40 nm CMOS","author":"lai","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253405"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032276"},{"key":"ref21","first-page":"143","article-title":"A <formula formulatype=\"inline\"><tex Notation=\"TeX\">${-}104$<\/tex> <\/formula> dBc\/Hz in-band phase noise 3 GHz all digital PLL with phase interpolation based hierarchical time to digital convertor","author":"miyashita","year":"2010","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268571"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2050225"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2320952"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857427"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7131594\/07086347.pdf?arnumber=7086347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:24Z","timestamp":1642006044000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":28,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2413846","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}