{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T09:16:18Z","timestamp":1768036578631,"version":"3.49.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/jssc.2015.2413850","type":"journal-article","created":{"date-parts":[[2015,4,22]],"date-time":"2015-04-22T18:55:14Z","timestamp":1429728914000},"page":"1382-1398","source":"Crossref","is-referenced-by-count":73,"title":["A 0.003 mm&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$^{2}$&lt;\/tex&gt;&lt;\/formula&gt; 10 b 240 MS\/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching"],"prefix":"10.1109","volume":"50","author":[{"given":"Jen-Huan","family":"Tsai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui-Huan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang-Chi","family":"Yen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang-Ming","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Ju","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Po-Chuin","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping-Hsuan","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao-Cheng","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2007.05.038"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783590"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123606"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271770"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217635"},{"key":"ref37","first-page":"188","article-title":"A <formula formulatype=\"inline\"><tex Notation=\"TeX\">$0.024~{\\hbox{mm}}^{2}$<\/tex><\/formula> 8b 400 MS\/s SAR ADC with 2 b\/cycle and resistive DAC in 65 nm CMOS","author":"wei","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref36","first-page":"264","article-title":"A 1-V, 8b, 40MS\/s <formula formulatype=\"inline\"><tex Notation=\"TeX\">$113~\\mu{\\rm W}$<\/tex><\/formula> charge-recycling SAR ADC with a <formula formulatype=\"inline\"><tex Notation=\"TeX\">$14~\\mu{\\rm W}$<\/tex><\/formula> asynchronous controller","author":"tsai","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref10","first-page":"268","article-title":"A 2.1 mW 11b 410MS\/s dynamic pipelined SAR ADC with background calibration in 28 nm digital CMOS","author":"verbruggen","year":"0","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref40","first-page":"122","article-title":"An 11b 300MS\/s 0.24pJ\/conversion-step double-sampling pipelined ADC with on-chip full digital calibration for all nonidealities including memory effects","author":"miki","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","first-page":"470","article-title":"An 8.6ENOB 900MS\/s time-interleaved 2b\/cycle SAR ADC with a 1b\/cycle reconfiguration for resolution enhancement","author":"hong","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"1","article-title":"A <formula formulatype=\"inline\"><tex Notation=\"TeX\">$0.015~{\\hbox{mm}}^{2}$<\/tex><\/formula> 63 fJ\/conversion-step 10-bit 220MS\/s SAR ADC with 1.5 b\/step redundancy and digital metastability correction","author":"vitek","year":"2012","journal-title":"Proc IEEE CICC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177006"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2198350"},{"key":"ref16","first-page":"380","article-title":"A 12b 22.5\/45MS\/s 3.0mW <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$0.059~{\\hbox{mm}}^{2}$<\/tex><\/formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2014.21"},{"key":"ref18","first-page":"1","article-title":"On the use of redundancy in successive approximation A\/D converters","author":"murmann","year":"2013","journal-title":"Proc Int Conf Sampling Theory Applicat (SAMPTA)"},{"key":"ref19","first-page":"386","article-title":"A 10b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/BF02020954"},{"key":"ref3","first-page":"280","article-title":"A 2.4-to-5.2fJ\/conversion-step 10b 0.5-to-4MS\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"153","article-title":"Inter-stage gain error self-calibration of a 31.5fJ 10b 470MS\/s pipelined-SAR ADC","author":"zhong","year":"2012","journal-title":"Proc IEEE A-SSCC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref5","first-page":"1","article-title":"A 2.3 mW 10-bit 170MS\/s two-step binary-search assisted time-interleaved SAR ADC","author":"wong","year":"2012","journal-title":"Proc IEEE CICC"},{"key":"ref8","first-page":"61","article-title":"A 35fJ 10b 160 MS\/s pipelined-SAR ADC with decoupled flip-around MDAC and self-embedded offset cancellation","author":"zhu","year":"2011","journal-title":"Proc IEEE A-SSCC"},{"key":"ref7","first-page":"90","article-title":"A 34fJ 10b 500MS\/s partial-interleaving pipelined SAR ADC","author":"zhu","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","first-page":"270","article-title":"A 2.2\/2.7fJ\/conversion-step 10\/12b 40kS\/s SAR ADC with data-driven noise reduction","author":"harpe","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151450"},{"key":"ref9","first-page":"466","article-title":"A 1.7 mW 11b 250MS\/s 2 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times$<\/tex><\/formula> interleaved fully dynamic pipelined SAR ADC in 40 nm digital CMOS","author":"verbruggen","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"472","article-title":"A 7-to-10b 0-to-4MS\/s flexible SAR ADC with 6.5-to-16fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","first-page":"176","article-title":"A 1.2 V 10b 20MSample\/s non-binary successive approximation ADC in <formula formulatype=\"inline\"><tex Notation=\"TeX\">$0.13 ~\\mu{\\rm m}$<\/tex><\/formula> CMOS","volume":"1","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330694"},{"key":"ref42","author":"murmann","year":"2013","journal-title":"ADC Performance Survey 1997?2013"},{"key":"ref24","first-page":"92","article-title":"A 3.2 fJ\/c.-s. 0.35 V 10 b 100 kS\/s SAR ADC in 90 nm CMOS","author":"tai","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref41","first-page":"126","article-title":"A 10b 320 MS\/s 40 mW open-loop interpolated pipeline ADC","author":"miyahara","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217872"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7112217\/07091951.pdf?arnumber=7091951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:45Z","timestamp":1642006005000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7091951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":42,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2413850","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}