{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:10:46Z","timestamp":1771701046656,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/jssc.2015.2414921","type":"journal-article","created":{"date-parts":[[2015,4,20]],"date-time":"2015-04-20T18:51:20Z","timestamp":1429555880000},"page":"1214-1223","source":"Crossref","is-referenced-by-count":27,"title":["A 52 GHz Frequency Synthesizer Featuring a 2nd Harmonic Extraction Technique That Preserves VCO Performance"],"prefix":"10.1109","volume":"50","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5849-9006","authenticated-orcid":false,"given":"Bodhisatwa","family":"Sadhu","sequence":"first","affiliation":[]},{"given":"Mark","family":"Ferriss","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Valdes-Garcia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477323"},{"key":"ref10","article-title":"VCO design for 60 GHz applications using differential shielded inductors in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"borremans","year":"2008","journal-title":"IEEE RFIC Dig"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2011.2155850","article-title":"Design and analysis of varactor-less inter-polative-phase-tuning millimeter-wave LC oscillators with multiphase outputs","author":"rong","year":"2011","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162468"},{"key":"ref13","article-title":"A 0.13-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS local oscillator for 60-GHz applications based on push-push characteristic of capacitive degeneration","author":"copani","year":"2010","journal-title":"IEEE RFIC Dig"},{"key":"ref14","article-title":"A 0.6-V 14.1-mW 96.8 GHz-to-108.5 GHz transformer-based PLL with embedded phase shifter in 65 nm CMOS","author":"chao","year":"2014","journal-title":"IEEE RFIC Dig"},{"key":"ref15","article-title":"A 63 GHz VCO using a standard 0.25 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS process","author":"liu","year":"2004","journal-title":"IEEE ISSCC Dig"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/BCTM.2013.6798173"},{"key":"ref17","article-title":"A 73.9?83.5 GHz synthesizer with <formula formulatype=\"inline\"><tex Notation=\"TeX\">$-$<\/tex><\/formula>111 dBc\/Hz phase noise at 10 MHz offset in a 130 nm SiGe BiCMOS technology","author":"plouchart","year":"2013","journal-title":"IEEE RFIC Dig"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2014.2320952","article-title":"A 21?48 GHz subharmonic injection-locked fractional-N frequency synthesizer for multiband point-to-point backhaul communications","author":"li","year":"2014","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2241784"},{"key":"ref28","article-title":"Design of wide-tuning-range millimeter-wave CMOS VCO with a standing-wave architecture","author":"chien","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2009.2020245","article-title":"Design and analysis of a 90 nm mm-wave oscillator using inductive-division LC tank","author":"li","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref27","article-title":"A 33.6-to-46.2 GHz 32 nm CMOS VCO with 177.5 dBc\/Hz minimum noise FOM using inductor splitting for tuning extension","author":"mammei","year":"2013","journal-title":"IEEE ISSCC Dig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2285698"},{"key":"ref6","article-title":"A 60 GHz VCO with 25.8% tuning range by switching return-path in 65 nm CMOS","author":"fei","year":"2012","journal-title":"Proc IEEE ASSCC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2006.874321","article-title":"Millimeter-wave voltage-controlled oscillators in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex> <\/formula>m CMOS technology","author":"cao","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","article-title":"60 GHz VCOs with transmission line resonator in a 0.25 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m SiGe BiCMOS technology","author":"veenstra","year":"2008","journal-title":"IEEE RFIC Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477380"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2013.6569608"},{"key":"ref1","article-title":"A 60 GHz CMOS phased-array transceiver pair for multi-Gb\/s wireless communications","author":"emami","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282701"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239114"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252513"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2343192"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2302292"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2265961"},{"key":"ref25","article-title":"A 13.1-to-28 GHz fractional-N PLL in 32nm SOI CMOS with a <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/formula> noise-cancellation scheme","author":"ferriss","year":"2015","journal-title":"IEEE ISSCC Dig"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7098452\/07089328.pdf?arnumber=7089328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:11Z","timestamp":1642003331000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7089328\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":30,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2414921","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}