{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T14:47:40Z","timestamp":1775918860736,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/jssc.2015.2417803","type":"journal-article","created":{"date-parts":[[2015,4,17]],"date-time":"2015-04-17T22:10:25Z","timestamp":1429308625000},"page":"1372-1381","source":"Crossref","is-referenced-by-count":85,"title":["A 4.2 mW 50 MS\/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques"],"prefix":"10.1109","volume":"50","author":[{"given":"Takuji","family":"Miki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Morie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuo","family":"Matsukawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoji","family":"Bando","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Okumoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Obata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiro","family":"Sakiyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiro","family":"Dosho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"248","article-title":"A 14b 40MS\/s redundant SAR ADC with 480MHz clock in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox{m}}$<\/tex><\/formula> CMOS","author":"hesener","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274113"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757396"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487731"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref17","first-page":"200","article-title":"A 1.5mW 68dB SNDR 80MS\/s 2x interleaved SAR-assisted pipelined ADC in 28nm CMOS","author":"van der goes","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.832755"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/19.31003"},{"key":"ref4","first-page":"241","article-title":"A 1V 11fJ\/conversion-step 10bit 10MS\/s asynchronous SAR ADC in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox{m}}$<\/tex> <\/formula> CMOS","author":"liu","year":"2010","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref3","first-page":"472","article-title":"A 7-to-10b 0-to-4MS\/s flexible SAR ADC with 6.5-to-16fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref5","first-page":"266","article-title":"A 0.0058 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\hbox{mm}^{2}$<\/tex><\/formula> 7.0 ENOB 24MS\/s 17fJ\/conv. Threshold configuring SAR ADC with voltage shifting and interpolation technique","author":"yoshioka","year":"2013","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref8","first-page":"86","article-title":"A 3.8mW 8b 1GS\/s 2b\/cycle interleaving SAR ADC with compact DAC structure","author":"chan","year":"2012","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487816"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075310"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref20","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997?2014"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7112217\/07088661.pdf?arnumber=7088661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:45Z","timestamp":1642006005000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7088661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":20,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2417803","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}