{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:03:01Z","timestamp":1761418981108},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/jssc.2015.2423975","type":"journal-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:42:08Z","timestamp":1433360528000},"page":"2012-2024","source":"Crossref","is-referenced-by-count":40,"title":["Linearization Through Dithering: A 50 MHz Bandwidth, 10-b ENOB, 8.2 mW VCO-Based ADC"],"prefix":"10.1109","volume":"50","author":[{"given":"Abhishek","family":"Ghosh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar","family":"Pamarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/4.826811"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2001757"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658421"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234320"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/82.826744"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/JSSC.2003.820855","article-title":"A 2.5-V 57-MHz 15-tap SC bandpass interpolating filter with 320-MS\/s output for DDFS system in 0.35-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","volume":"39","author":"seng-pan","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342714"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/82.633435"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.826812"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990028"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164303"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293753"},{"key":"ref13","first-page":"270","article-title":"A 71 dB SFDR open loop VCO-based ADC using 2-level PWM modulation","author":"rao","year":"2011","journal-title":"Symp VLSI Circuits (VLSI) Dig"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206506"},{"key":"ref15","article-title":"A 50 MHz bandwidth, 10-b ENOB, 8.2 mW VCO-based ADC enabled by filtered-dithering based linearization","author":"ghosh","year":"2013","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref16","author":"ghosh","year":"2013","journal-title":"?Signal Processing Techniques EnablingWideband A\/D Converters ? UCLA Electrical Engineering 0303"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021916"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1977.1162977"},{"key":"ref19","article-title":"Quantization and dither: A theoretical survey","volume":"40","author":"lipshitz","year":"1992","journal-title":"J Audio Eng Soc"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031044"},{"key":"ref4","first-page":"188","article-title":"A 0.024 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> 8b 400 MS\/s SAR ADC with 2b\/cycle and resistive DAC in 65 nm CMOS","author":"wei","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"ref3","first-page":"158","article-title":"A 20 mW 61 dB SNDR (60 MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6 GHz in 45 nm CMOS","author":"srinivasan","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032637"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884332"},{"key":"ref9","article-title":"A 0.02 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> 65 nm CMOS 30 MHz BW all-digital differential VCO-based ADC with 64 dB SNDR","author":"daniels","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref1","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/18.256489"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887616"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256234"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638774"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916571"},{"key":"ref26","first-page":"1, 4","article-title":"A 95 dB SNDR audio <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/formula> modulator in 65 nm CMOS","author":"liu","year":"2011","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref25","first-page":"583","article-title":"FIR filter design over a discrete powers-of-two coefficient space","volume":"assp 31","author":"lim","year":"1983","journal-title":"IEEE Trans Acoust Speech Signal Process"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7226885\/07113924.pdf?arnumber=7113924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:41Z","timestamp":1642003421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7113924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":40,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2423975","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}