{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,19]],"date-time":"2025-04-19T04:50:37Z","timestamp":1745038237625},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/jssc.2015.2424984","type":"journal-article","created":{"date-parts":[[2015,5,13]],"date-time":"2015-05-13T18:58:05Z","timestamp":1431543485000},"page":"1848-1860","source":"Crossref","is-referenced-by-count":6,"title":["An 8 GHz First-Order Frequency Synthesizer for Low-Power On-Chip Clock Generation"],"prefix":"10.1109","volume":"50","author":[{"given":"Saman","family":"Saeedi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azita","family":"Emami-Neyestanak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.173101"},{"key":"ref32","first-page":"1","article-title":"An 8 GHz first-order frequency synthesizer based on phase interpolation and quadrature frequency detection in 65 nm CMOS","author":"saeedi","year":"2014","journal-title":"Proc IEEE Custom Int Circuits Conf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref37","first-page":"448","author":"razavi","year":"2000","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606653"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2003.813319"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746261"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917372"},{"key":"ref12","first-page":"466","article-title":"A 4.6 GHz MDLL with <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$-\\hbox{46 dBc}$<\/tex><\/formula> reference spur and aperture position tuning","author":"ali","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.890315"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852868"},{"key":"ref15","first-page":"464","article-title":"A 500 MHz MP\/DLL clock generator for a 5 Gb\/s backplane transceiver in <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\hbox{0.25}~\\mu\\hbox{m}$<\/tex> <\/formula> CMOS","author":"wei","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"31","article-title":"PLL\/DLL system noise analysis for low jitter clock synthesizer design","volume":"4","author":"kim","year":"1994","journal-title":"Proc Int Symp Circuits and Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858322"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914283"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1109\/JSSC.2003.809519","article-title":"Jitter transfer characteristics of delay-locked loops-theories and design techniques","volume":"38","author":"dally","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","first-page":"472","article-title":"A 0.29 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex><\/formula> frequency synthesizer in 40 nm CMOS with 0.19 ps RMS jitter and <formula formulatype=\"inline\"><tex Notation=\"TeX\">$&#60;-\\hbox{100 dBc}$<\/tex><\/formula> reference spur for 802.11 ac","author":"hsueh","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2312412"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330579"},{"key":"ref6","first-page":"176","article-title":"An integral path self-calibration scheme for a 20.1?26.7 GHz dual-loop PLL in 32 nm SOI CMOS","author":"ferriss","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref5","first-page":"248","article-title":"A <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\hbox{0.022 mm}^{2}~\\hbox{970}~\\mu\\hbox{W}$<\/tex><\/formula> dual-loop injection-locked PLL with <formula formulatype=\"inline\"><tex Notation=\"TeX\">$-\\hbox{243 dB}$<\/tex><\/formula> FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"188","article-title":"A 1.5 GHz 1.35 mW 112 dBc\/Hz in-band noise digital phase-locked loop with 50 fs\/mV supply-noise sensitivity","author":"elshazly","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","first-page":"90","article-title":"A 7.1 mW 10 GHz all-digital frequency synthesizer with dynamically reconfigurable digital loop filter in 90 nm CMOS","author":"yang","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617417"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819121"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780807"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.880030"},{"key":"ref24","first-page":"139","article-title":"A 2.2 GHz sub-sampling PLL with 0.16 ps rms jitter and <formula formulatype=\"inline\"><tex Notation=\"TeX\">$-\\hbox{125 dBc\/Hz}$<\/tex><\/formula> in-band phase noise at <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\hbox{700}~\\mu \\hbox{W}$<\/tex> <\/formula> loop-components power","author":"gao","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332807"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2046235"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7166356\/07106541.pdf?arnumber=7106541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:06Z","timestamp":1642006326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7106541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":37,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2424984","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}