{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:27:11Z","timestamp":1780050431123,"version":"3.53.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/jssc.2015.2427332","type":"journal-article","created":{"date-parts":[[2015,5,18]],"date-time":"2015-05-18T18:41:19Z","timestamp":1431974479000},"page":"2048-2060","source":"Crossref","is-referenced-by-count":36,"title":["An 8.2 Gb\/s-to-10.3 Gb\/s Full-Rate Linear Referenceless CDR Without Frequency Detector in 0.18 \u03bcm CMOS"],"prefix":"10.1109","volume":"50","author":[{"given":"Sui","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Cao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4134-1875","authenticated-orcid":false,"given":"Michael M.","family":"Green","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"184","article-title":"A 650 Mb\/s-to-8 Gb\/s referenceless CDR circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.173101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912609"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref16","first-page":"152","article-title":"An 8.2-to-10.3 Gb\/s full-rate linear reference-less CDR without frequency detector in 0.18 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"huang","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/cta.800"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22402"},{"key":"ref19","author":"best","year":"1996","journal-title":"Phase-Locked Loops Design Simulation and Applications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2296152"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831809"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757377"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874328"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.862071"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.972147"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804336"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215779"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215393"},{"key":"ref22","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref21","first-page":"683","article-title":"A 9?16 Gb\/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture","author":"rezayee","year":"2003","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916400"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920069"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7226885\/07109941.pdf?arnumber=7109941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:41Z","timestamp":1642003421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7109941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":24,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2427332","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}