{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:08:58Z","timestamp":1775326138717,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/jssc.2015.2433269","type":"journal-article","created":{"date-parts":[[2015,6,4]],"date-time":"2015-06-04T18:55:23Z","timestamp":1433444123000},"page":"2061-2073","source":"Crossref","is-referenced-by-count":136,"title":["Design of 56 Gb\/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies"],"prefix":"10.1109","volume":"50","author":[{"given":"Jri","family":"Lee","sequence":"first","affiliation":[]},{"given":"Ping-Chuan","family":"Chiang","sequence":"additional","affiliation":[]},{"given":"Pen-Jui","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Li-Yang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chih-Chi","family":"Weng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"IEEE P802 3ba 40Gb\/s and 100Gb\/s Ethernet Task Force"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922719"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22402"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880630"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"ref4","first-page":"32","article-title":"A Sub-2W 39.8-to-44.6 Gb\/s transmitter and receiver chipset with SFI-5.2 interface in 40 nm CMOS","author":"raghavan","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"42","article-title":"60 Gb\/s NRZ and PAM4 transmitters for 400 GbE in 65 nm CMOS","author":"chiang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"30","article-title":"A 66 Gb\/s 46 mW 3-tap decision feedback equalizer in 65 nm CMOS","author":"lu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2014.Th3C.2"},{"key":"ref8","article-title":"Externally modulated laser for PAM at 28 GBaud","author":"schell","year":"2012"},{"key":"ref7","article-title":"Fujitsu Laboratories develops record-breaking 56 Gbps receiver circuit for communications between CPUs","year":"2014"},{"key":"ref2","first-page":"36","article-title":"A 32-to-48Gb\/s serializing transmitter using multiphase sampling in 65 nm CMOS","author":"hafez","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","article-title":"The Requirement Analysis of 400GE FEC for Gen1 PMDs","author":"zhai","year":"2013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977457"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493874"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7226885\/07118264.pdf?arnumber=7118264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:41Z","timestamp":1642003421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7118264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":23,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2433269","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}