{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T15:41:59Z","timestamp":1784389319456,"version":"3.55.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/jssc.2015.2442998","type":"journal-article","created":{"date-parts":[[2015,6,23]],"date-time":"2015-06-23T18:53:16Z","timestamp":1435085596000},"page":"2025-2036","source":"Crossref","is-referenced-by-count":62,"title":["A 42 mW 200 fs-Jitter 60 GHz Sub-Sampling PLL in 40 nm CMOS"],"prefix":"10.1109","volume":"50","author":[{"given":"Viki","family":"Szortyka","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qixian","family":"Shi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kuba","family":"Raczkowski","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bertrand","family":"Parvais","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maarten","family":"Kuijk","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282701"},{"key":"ref32","first-page":"297","article-title":"A 49-to-62 GHz CMOS quadrature VCO with bimodal enhanced magnetic tuning","author":"wu","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253396"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref10","year":"2014","journal-title":"ISO\/IEC\/IEEE International Standard for Information Technology-Telecommunications and Information Exchange between Systems-Local and Metropolitan Area Networks-Specific Requirements-Part 11 Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications Amendment 3 Enhancements for Very High Throughput in the 60 GHz Band (Adoption of IEEE Std 802 11ad-2012)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851670"},{"key":"ref12","first-page":"366","article-title":"A 42 mW 230 fs-jitter sub-sampling 60 GHz PLL in 40 nm CMOS","author":"szortyka","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref14","first-page":"89","article-title":"A 9.2?12.7 GHz wideband fractional-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$ {\\rm N}$<\/tex><\/formula> subsampling PLL in 28 nm CMOS with 280 fs RMS jitter","author":"raczkowski","year":"2014","journal-title":"Proc IEEE Radio Frequency Integrated Circuits Symp"},{"key":"ref15","first-page":"362","article-title":"21.2 A 2.3 GHz fractional-<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm N}$<\/tex><\/formula> dividerless phase-locked loop with <formula formulatype=\"inline\"><tex Notation=\"TeX\">$-112~{\\rm dBc}\/{\\rm Hz}$<\/tex><\/formula> in-band phase noise","author":"huang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691071"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826338"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.658625"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800969"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279573"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190564"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166030"},{"key":"ref6","first-page":"236","article-title":"A low-power radio chipset in 40 nm LP CMOS with beamforming for 60 GHz high-data-rate wireless communication","author":"vidojkovic","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1039","DOI":"10.1109\/4.848214","article-title":"A family of low-power truly modular programmable dividers in standard 0.35-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/formula> CMOS technology","volume":"35","author":"vaucher","year":"2000","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218066"},{"key":"ref8","first-page":"325","article-title":"A 54?69.3 GHz dual-band VCO with differential hybrid coupler for quadrature generation","author":"shi","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref7","first-page":"300c","article-title":"A low-power 60-GHz CMOS transceiver for WiGig applications<?Pub _bookmark Command=\"[Quick Mark]\"?>","author":"razavi","year":"2013","journal-title":"Symp VLSI Circuits (VLSI) Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032584"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2004.823477"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166184"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488731"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835828"},{"key":"ref21","first-page":"494","article-title":"A 57-to-66 GHz quadrature PLL in 45 nm digital CMOS","author":"scheir","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162468"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293021"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813297"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7226885\/07131584.pdf?arnumber=7131584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:41Z","timestamp":1642003421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7131584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":35,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2442998","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}