{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T00:47:27Z","timestamp":1648514847235},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/jssc.2015.2453236","type":"journal-article","created":{"date-parts":[[2015,8,3]],"date-time":"2015-08-03T18:35:06Z","timestamp":1438626906000},"page":"2431-2440","source":"Crossref","is-referenced-by-count":6,"title":["A 15 \u00b5m-Pitch, 8.7-ENOB, 13-Mcells\/sec Logarithmic Readout Circuit for Multi-Level Cell Phase Change Memory"],"prefix":"10.1109","volume":"50","author":[{"given":"Dong-Hwan","family":"Jin","sequence":"first","affiliation":[]},{"given":"Ji-Wook","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Hyeon-June","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sun-Il","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Minchul","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Junho","family":"Cheon","sequence":"additional","affiliation":[]},{"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884868"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821777"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334813"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref6","first-page":"15","article-title":"A 512 Mb phase-change memory (PCM) in 90 nm CMOS achieving 2 b\/cell","author":"close","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref5","article-title":"Enabling technologies for multi-level phase change memory","author":"pozidis","year":"2011","journal-title":"E\/PCOS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220459"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028052"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241871"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7279217\/07175085.pdf?arnumber=7175085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:35Z","timestamp":1642003415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7175085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":13,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2453236","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}