{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T16:03:40Z","timestamp":1788019420529,"version":"build-2784847793"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea government (MSIP)","award":["2012R1A2A2A01012471"],"award-info":[{"award-number":["2012R1A2A2A01012471"]}]},{"name":"Korea government (MSIP)","award":["2011-0020128"],"award-info":[{"award-number":["2011-0020128"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/jssc.2015.2454241","type":"journal-article","created":{"date-parts":[[2015,7,31]],"date-time":"2015-07-31T14:44:09Z","timestamp":1438353849000},"page":"2451-2462","source":"Crossref","is-referenced-by-count":33,"title":["A Refresh-Less eDRAM Macro With Embedded Voltage Reference and Selective Read for an Area and Power Efficient Viterbi Decoder"],"prefix":"10.1109","volume":"50","author":[{"given":"Woong","family":"Choi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gyuseong","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206685"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"ref12","first-page":"274","article-title":"2 GHz 2 Mb 2T gain-cell memory macro with 128 GB\/s band-width in a 65 nm logic process","author":"somasekhar","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"506","article-title":"A 700 MHz 2T1C embedded DRAM macro in a generic logic process with no boosted supplies","author":"chun","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560303"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/26.87203"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/26.221067"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.777106"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.842538"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.173118"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NTC.1993.292997"},{"key":"ref6","first-page":"230","article-title":"13.1 A 1 Gb 2 GHz embedded DRAM in 22 nm tri-gate CMOS technology","author":"hamzaoglu","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300417"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref1","author":"lin","year":"1983","journal-title":"Error Control Coding"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.280706"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2013.6864029"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918148"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.857181"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909336"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7279217\/07174555.pdf?arnumber=7174555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:03:35Z","timestamp":1641985415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7174555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2454241","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}