{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T01:28:38Z","timestamp":1773710918251,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2456873","type":"journal-article","created":{"date-parts":[[2015,8,19]],"date-time":"2015-08-19T18:49:33Z","timestamp":1440010173000},"page":"230-239","source":"Crossref","is-referenced-by-count":18,"title":["A 14 nm 1.1 Mb Embedded DRAM Macro With 1 ns Access"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","first-page":"46","article-title":"5.5 GHz system z microprocessor and multichip module","author":"warnock","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"295","author":"kirihata","year":"0","journal-title":"CMOS Processors and Memories"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084470"},{"key":"ref13","first-page":"230","article-title":"A 1 Gb 2 GHz embedded DRAM in 22 nm tri-gate CMOS technology","author":"hamzaoglu","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"ref15","first-page":"27.5.1","article-title":"A 0.039 mm 2 high performance eDRAM cell based on 32 nm high-K\/metal SOI technology","author":"butt","year":"2010","journal-title":"IEDM Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478971"},{"key":"ref17","first-page":"19.4.1","article-title":"0.026<formula formulatype=\"inline\"><tex Notation=\"TeX\">$~\\mu\\hbox{m}2$<\/tex><\/formula> high performance embedded DRAM in 22 nm technology for server and SOC applications","author":"pei","year":"2014","journal-title":"Int Electron Device Meeting Dig"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/MCD.2004.1263404","article-title":"Turning silicon on its edge, overcoming silicon scaling barriers with double-gate and finFET technology","volume":"20","author":"nowak","year":"2004","journal-title":"IEEE Circuit Devices Mag"},{"key":"ref19","first-page":"232","article-title":"A 14 nm finFET 128 Mb 6 T SRAM with VMIN-enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"ISSCC Dig Techn Papers"},{"key":"ref4","first-page":"84","article-title":"A 28 nm x86 APU optimized for power and area efficiency","volume":"46","author":"wilcox","year":"2015","journal-title":"EEE J Solid-State Circuits"},{"key":"ref3","first-page":"78","article-title":"The Xeon\ufffd processor E5-2600 V3: a 22 nm 18-Core product family","author":"bowhill","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080611"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"ref8","first-page":"96","article-title":"POWER8?: A 12-Core server-class processor in 22 nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2279597"},{"key":"ref2","first-page":"72","article-title":"A 20 nm 32-Core 64 MB L3 cache SPARC M7 processor","author":"li","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"70","article-title":"22 nm next-generation IBM system z microprocessor","author":"warnock","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"70","article-title":"A 5.2 GHz microprocessor chip for the ibm zEnterpriseTM system","author":"warnock","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"316","article-title":"A 14 nm 1.1 Mb embedded DRAM macro with 1 ns access","author":"fredeman","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref22","article-title":"Embedded DRAMs?A short tutorial","author":"iyer","year":"2010","journal-title":"VLSI TSA"},{"key":"ref21","first-page":"3.8.1","article-title":"High-performance 14 nm SOI finFET CMOS technology with 0.0174 um2 embedded DRAM and 15 levels of Cu metallization","author":"lin","year":"2014","journal-title":"Int Electron Devices Meeting Dig"},{"key":"ref23","article-title":"System scaling technology (tutorial)","author":"kirihata","year":"2015","journal-title":"7th IEEE Int Memory Workshop"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7210238.pdf?arnumber=7210238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:56Z","timestamp":1642005956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7210238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2456873","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}