{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:13:30Z","timestamp":1773843210613,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2457920","type":"journal-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T20:55:08Z","timestamp":1439499308000},"page":"18-30","source":"Crossref","is-referenced-by-count":66,"title":["Enabling Wide Autonomous DVFS in a 22 nm Graphics Execution Core Using a Digitally Controlled Fully Integrated Voltage Regulator"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","first-page":"313","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-mA quiescent current in 65 nm CMOS","author":"okuma","year":"2010","journal-title":"Proc IEEE CICC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177102"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353798"},{"key":"ref13","first-page":"98","article-title":"A 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range","author":"nasir","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487776"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297402"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915182"},{"key":"ref18","first-page":"15","article-title":"Conductance modulation techniques in switched-capacitor dc-dc converter for maximum-efficiency tracking and ripple mitigation in 22 nm tri-gate CMOS","author":"jain","year":"2014","journal-title":"Proc IEEE CICC"},{"key":"ref19","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167814"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917321"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169309"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902615"},{"key":"ref7","first-page":"432","article-title":"FIVR-Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"2014","journal-title":"IEEE APEC"},{"key":"ref2","first-page":"56","article-title":"A 22 nm IA multi-cpu and gpu system-on-chip","author":"damaraju","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757361"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"ref20","first-page":"152","article-title":"A 16 nm auto-calibrating dynamically adaptive clock distribution for maximizing supply-voltage-droop tolerance across a wide operating range","author":"bowman","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","first-page":"154","article-title":"Enabling wide autonomous DVFs in a 22 nm graphics execution core using a digitally controlled hybrid LDO\/switched-capacitor VR with fast droop mitigation","author":"kim","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7182805.pdf?arnumber=7182805","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7182805\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":21,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2457920","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}