{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:42:15Z","timestamp":1773193335965,"version":"3.50.1"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2458972","type":"journal-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T22:40:19Z","timestamp":1439505619000},"page":"196-203","source":"Crossref","is-referenced-by-count":11,"title":["A Low Power 64 Gb MLC NAND-Flash Memory in 15 nm CMOS Technology"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177077"},{"key":"ref3","first-page":"198","article-title":"A 151 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{{2}}$<\/tex><\/formula> 64 Gb MLC NAND flash memory in 24 nm CMOS technology","author":"fukuda","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"420","article-title":"A 34 MB\/s-program-throughput 16 Gb MLC NAND with all-bitline architecture in 56 nm","author":"cernea","year":"0","journal-title":"IEEE ISSCC 2008 Dig Tech Papers"},{"key":"ref5","first-page":"334","article-title":"A 93.4 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{{2}}$<\/tex><\/formula> 64 Gb MLC NAND-flash memory with 16 nm CMOS technology","author":"choi","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"422","article-title":"A 19 nm 112.8 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{{2}}$<\/tex><\/formula> 64 Gb multi-level flash memory with 400 Mb\/s\/pin 1.8 V toggle mode interface","author":"shibata","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"446","article-title":"A 32 Gb MLC NAND-flash memory with <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{{\\rm th}}$<\/tex> <\/formula>-endurance-enhancing schemes in 32 nm CMOS","author":"lee","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"242","article-title":"A 113 mm<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$^{{2}}$<\/tex><\/formula> 32 Gb 3 b\/cell NAND Flash Memory","author":"futatsuyama","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7192745.pdf?arnumber=7192745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7192745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":7,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2458972","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}