{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T09:37:18Z","timestamp":1769852238825,"version":"3.49.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2461592","type":"journal-article","created":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T18:41:45Z","timestamp":1444070505000},"page":"222-229","source":"Crossref","is-referenced-by-count":37,"title":["A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm FinFET CMOS Technology With Capacitive Charge-Sharing Write Assist Circuitry"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746307"},{"key":"ref12","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}2$<\/tex><\/ref_formula> cell in 32 nm high-k metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref15","first-page":"32.1.1","article-title":"Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6 V 32 nm LP SRAM","author":"wang","year":"2011","journal-title":"IEEE IEDM Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109434"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046972"},{"key":"ref4","first-page":"3.7.1","article-title":"A 14 nm logic technology featuring 2nd-generation FinFET transistors, air-gapped interconnects, self-aligned double patterning and a 0.0588 <ref_formula><tex Notation=\"TeX\">${\\mu}{\\hbox{m}}^{2}$<\/tex> <\/ref_formula> SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEEE IEDM Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2213513"},{"key":"ref6","first-page":"238","article-title":"A 16 nm 128 Mb SRAM in high-K metal-gate FinFET technology with write-assist circuitry for low-Vmin applications","author":"chen","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"232","article-title":"A 14 nm FinFET 128 Mb 6T SRAM with Vmin-enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"322","article-title":"A 64 Mb SRAM in 22 nm SOI technology featuring fine-granularity power gating and low-energy power-supply partition techniques for 37% leakage reduction","author":"pilo","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"12","article-title":"A 10 nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI","author":"seo","year":"2014","journal-title":"VLSI Tech Dig Tech Papers"},{"key":"ref2","first-page":"131","article-title":"A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors","author":"auth","year":"2012","journal-title":"VLSI Tech Dig Tech Papers"},{"key":"ref1","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}2$<\/tex> <\/ref_formula> cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7289485.pdf?arnumber=7289485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7289485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2461592","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}