{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T18:03:30Z","timestamp":1792951410637,"version":"4.5.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2463083","type":"journal-article","created":{"date-parts":[[2015,9,23]],"date-time":"2015-09-23T01:23:21Z","timestamp":1442971401000},"page":"117-129","source":"Crossref","is-referenced-by-count":11,"title":["A 409 GOPS\/W Adaptive and Resilient Domino Register File in 22 nm Tri-Gate CMOS Featuring In-Situ Timing Margin and Error Detection for Tolerance to Within-Die Variation, Voltage Droop, Temperature and Aging"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783196"},{"key":"ref11","first-page":"cc30","article-title":"A 3.6 GB\/s 1.3 mW 400 mV 0.051 mm<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^2$<\/tex> <\/formula> near-threshold voltage resilient router in 22 nm tri-gate CMOS","author":"paul","year":"2013","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330659"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.2002351"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref3","first-page":"112","article-title":"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance","author":"tschanz","year":"2009","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108141"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref8","first-page":"398","article-title":"Distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465399"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref9","first-page":"4","article-title":"A 22 nm SoC platform technology featuring 3-D tri-gate and high-K\/metal gate, optimized for ultra-low power, high performance and high density SoC applications","author":"jan","year":"2012","journal-title":"Proc Int Electron Device Meeting (IEDM)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7273981.pdf?arnumber=7273981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7273981\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2463083","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}