{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T05:45:16Z","timestamp":1775627116674,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/jssc.2015.2463094","type":"journal-article","created":{"date-parts":[[2015,9,2]],"date-time":"2015-09-02T18:53:37Z","timestamp":1441220017000},"page":"2901-2911","source":"Crossref","is-referenced-by-count":159,"title":["A 1 mW 71.5 dB SNDR 50 MS\/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC"],"prefix":"10.1109","volume":"50","author":[{"given":"Yong","family":"Lim","sequence":"first","affiliation":[]},{"given":"Michael P.","family":"Flynn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"268","article-title":"A 70 dB SNDR 200 MS\/s 2.3 mW dynamic pipelined SAR ADC in 28 nm digital CMOS","author":"verbruggen","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942060"},{"key":"ref12","first-page":"458","article-title":"A 1 mW 71.5 dB SNDR 50 MS\/S 13b fully differential ring-amplifier-based SAR-assisted pipeline ADC","author":"lim","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"ref14","first-page":"202","article-title":"A 100 MS\/s 10.5b 2.46 mW comparator-less pipeline ADC using self-biased ring amplifiers","author":"lim","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"319","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945993"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref18","first-page":"2350","article-title":"A 6b 600 MS\/s 5.3 mW asynchronous ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"chen","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"196","article-title":"A 0.85 fJ\/conversion-step 10b 200 kS\/s subranging SAR ADC in 40 nm CMOS","author":"tai","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"474","article-title":"A 31.3 fJ\/conversion-step 70.4 dB SNDR 30 MS\/s 1.2 V two-step pipelined ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m CMOS","author":"lee","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.972143"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217873"},{"key":"ref5","first-page":"466","article-title":"A 1.7 mW 11b 25 0 MS\/s <formula formulatype=\"inline\"><tex Notation=\"TeX\">$2\\times$<\/tex><\/formula> interleaved fully dynamic pipelined SAR ADC in 40 nm digital CMOS","author":"verbruggen","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"200","article-title":"A 1.5 mW 68 dB SNDR 80 MS\/s <formula formulatype=\"inline\"><tex Notation=\"TeX\">$2\\times$<\/tex><\/formula> interleaved SAR-assisted pipelined ADC in 28 nm CMOS","author":"van der goes","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"268","article-title":"A 2.1 mW 11b 410 MS\/s dynamic pipelined SAR ADC with background calibration in 28 nm digital CMOS","author":"verbruggen","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108133"},{"key":"ref1","first-page":"239","article-title":"A 12b 50 MS\/s 3.5 mW SAR assisted 2-stage pipeline ADC","author":"lee","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361774"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.542410"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271770"},{"key":"ref24","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997?2015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7336577\/07236937.pdf?arnumber=7236937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:51Z","timestamp":1642005951000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7236937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":24,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2463094","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}