{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T05:44:31Z","timestamp":1748583871597},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2464688","type":"journal-article","created":{"date-parts":[[2015,8,25]],"date-time":"2015-08-25T18:30:05Z","timestamp":1440527405000},"page":"105-116","source":"Crossref","is-referenced-by-count":9,"title":["Carrizo: A High Performance, Energy Efficient 28 nm APU"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.29"},{"key":"ref3","first-page":"104","article-title":"Steamroller: An <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula>86-64 core implemented in 28 nm bulk CMOS","author":"gillespie","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654317"},{"key":"ref5","first-page":"400","article-title":"Razor II: In situ error detection and correction for PVT and SER tolerance","author":"blauuw","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"106","article-title":"An <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula>86-64 core implemented in 32 nm SOI CMOS","author":"jotwani","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770770"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/HOTCHIPS.2014.7478810","article-title":"Applying AMD's ?Kaveri? APU for heterogeneous computing","author":"bouvier","year":"2014","journal-title":"Hot Chips 2014 Symp"},{"key":"ref1","first-page":"84","article-title":"A 28 nm <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 86 APU optimized for power and area efficiency","author":"wilcox","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7222485.pdf?arnumber=7222485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7222485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":8,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2464688","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}