{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T03:16:50Z","timestamp":1768015010031,"version":"3.49.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/jssc.2015.2465843","type":"journal-article","created":{"date-parts":[[2015,9,2]],"date-time":"2015-09-02T18:53:37Z","timestamp":1441220017000},"page":"2603-2612","source":"Crossref","is-referenced-by-count":44,"title":["A 22 to 26.5 Gb\/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS Process"],"prefix":"10.1109","volume":"50","author":[{"given":"Sang-Hyeok","family":"Chu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woorham","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyu-Seob","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungchun","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungwoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiho","family":"Joo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyungock","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168869"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2365700"},{"key":"ref33","first-page":"815","article-title":"A 2 GHz, 17% tuning range quadrature CMOS VCO with high figure-of-merit and 0.6<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{\\circ}$<\/tex><\/formula> phase error","author":"andreani","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804352"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813218"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488731"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349976"},{"key":"ref36","first-page":"144","article-title":"A 28 Gb\/s 1 pJ\/b shared-inductor optical receiver with 56% chip-area reduction in 28 nm CMOS","author":"huang","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref35","first-page":"418","article-title":"25 Gb\/s 3.6 pJ\/b and 15 Gb\/s 1.37 pJ\/b VCSEL-based optical links in 90 nm CMOS","author":"proesel","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref34","first-page":"669","article-title":"A 10 b 10 GHz digitlly controlled LC oscillator in 65 nm CMOS","author":"da dalt","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405753"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref13","first-page":"222","article-title":"A 2.8 Gb\/s all-digital CDR with a 10 b monotonic DCO","author":"oh","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"101","article-title":"A 26.5 Gb\/s optical receiver with all-digital clock and data recovery in 65 nm CMOS process","author":"chu","year":"2014","journal-title":"Proc IEEEI SSCC Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2178723"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1944.232049"},{"key":"ref17","year":"2002","journal-title":"?HFAN-09 0 1 NRZ Bandwidth-HF Cutoff vs SNR ?"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275025"},{"key":"ref19","first-page":"34","author":"walker","year":"2003","journal-title":"Phase-Locking in High Performance Systems"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/piee.1963.0050"},{"key":"ref4","first-page":"102","article-title":"A 3.1 mW\/Gbps 30 Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32 nm CMOS","author":"toifl","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818567"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034444"},{"key":"ref6","year":"2010","journal-title":"Standard"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.494195"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157254"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2012.2232791"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.867687"},{"key":"ref9","first-page":"134","article-title":"A 1?4 Gbps quad transceiver cell using PLL with gate-current leakage compensator in 90 nm CMOS","author":"frans","year":"2004","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1984.12943"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017973"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2322868"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827807"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851720"},{"key":"ref24","first-page":"1492","article-title":"A 20-Gb\/s 1.27 pJ\/b low-power optical receiver front-end in 65 nm CMOS","author":"jeong","year":"2014","journal-title":"Proc IEEE ISCAS"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2013.OM2H.2"},{"key":"ref23","author":"saleh","year":"2007","journal-title":"Fundamentals of Photonics"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.836883"},{"key":"ref43","first-page":"400","article-title":"A 25 Gb\/s burst-mode receiver for rapidly reconfigurable optical networks","author":"rylyakov","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.826816"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7307914\/07236920.pdf?arnumber=7236920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:02Z","timestamp":1642003142000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7236920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":43,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2465843","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}