{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:30:14Z","timestamp":1758893414469},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2465857","type":"journal-article","created":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T18:42:07Z","timestamp":1441132927000},"page":"56-67","source":"Crossref","is-referenced-by-count":21,"title":["A 0.5 nJ\/Pixel 4 K H.265\/HEVC Codec LSI for Multi-Format Smartphone Applications"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","first-page":"282","article-title":"A 252 kgate\/71 mW multi-standard multi-channel video decoder for high definition video applications","author":"chien","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"330","article-title":"A 59.5 mW scalable\/multi-view video decoder chip for quad\/3D full HDTV and video streaming applications","author":"chuang","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031797"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176986"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284362"},{"key":"ref15","first-page":"195","article-title":"A 0.2 nJ\/pixel 4 K 60 fps main-10 HEVC decoder with multi-format capabilities for UHD-TV applications","author":"ju","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref16","first-page":"424","article-title":"A highly integrated smartphone SoC featuring a 2.5 GHz octa-core CPU with advanced high-performance and low-power techniques","author":"mair","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"336","article-title":"A 0.5 nJ\/pixel 4 K H.265\/HEVC codec LSI for multi-format smartphone applications","author":"ju","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","year":"2013","journal-title":"MIPI Alliance MIPI Alliance Specification for Display Serial Interface (DSI)"},{"key":"ref19","first-page":"430","article-title":"A 3.2 Gb\/s\/pin 8 Gb 1.0 V LPDDR4 SDRAM with integrated ECC engine for Sub-1 V DRAM core operation","author":"oh","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"128","article-title":"A 1.3 TOPS H.264\/AVC single-chip encoder for HDTV applications","author":"huang","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref6","first-page":"314","article-title":"A 242 mW 10 mm 1080p H.264\/AVC high-profile encoder chip","author":"lin","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859337"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109550"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028933"},{"key":"ref2","article-title":"High efficiency video coding (HEVC) text specification draft 10 (for FDIS & consent)","author":"bross","year":"2013","journal-title":"Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO\/IEC JTC1\/SC29\/WG11"},{"key":"ref1","year":"2012","journal-title":"Parameter Values for Ultra-high Definition Television Systems for Production and International Programme Exchange"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886542"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809514"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.799849"},{"key":"ref21","first-page":"177","article-title":"High-density low-power-operating DRAM device adopting 6F2 cell scheme with novel S-RCAT structure on 80 nm feature size and beyond","author":"oh","year":"2005","journal-title":"Proc ESSDERC"},{"key":"ref24","first-page":"1","article-title":"A full-HD 60 fps AVS\/H.264\/VC-1\/MPEG-2 video decoder for digital home applications","author":"ju","year":"2011","journal-title":"Proc Int Symp VLSI Design Automat Test (VLSI-DAT)"},{"key":"ref23","first-page":"308","article-title":"A feature-based approach to fast H.264 intra\/inter mode decision","volume":"1","author":"kim","year":"2005","journal-title":"Proc IEEE Int Symp Circuits and Systems (ISCAS)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7234954.pdf?arnumber=7234954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7234954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2465857","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}