{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T02:58:40Z","timestamp":1706065120748},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2467186","type":"journal-article","created":{"date-parts":[[2015,9,14]],"date-time":"2015-09-14T18:40:32Z","timestamp":1442256032000},"page":"213-221","source":"Crossref","is-referenced-by-count":25,"title":["A 28 nm Embedded Split-Gate MONOS (SG-MONOS) Flash Macro for Automotive Achieving 6.4 GB\/s Read Throughput by 200 MHz No-Wait Read Operation and 2.0 MB\/s Write Throughput at Tj of 170C"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221205"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1994.324372"},{"key":"ref6","first-page":"132","article-title":"A 28 nm Embedded SG-MONOS Flash Macro for Automotive Achieving 200 MHz Read Operation and 2.0 MB\/s Write Throughput at Tj of 170 <ref_formula><tex Notation=\"TeX\">$^{\\circ}{\\hbox {C}}$<\/tex> <\/ref_formula>","author":"taito","year":"2015","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"ref8","first-page":"193","article-title":"A 65 nm 4 MB Embedded Flash Macro for Automotive Achieving a Read Throughput of 5.7 GB\/s and a Write Throughput of 1.4 MB\/s","author":"jefremow","year":"2013","journal-title":"Proc ESSCIRC"},{"key":"ref7","first-page":"279","article-title":"Secondary Electron Flash-a High Performance Low Power Flash Technology for 0.35 um and Below","author":"bude","year":"1997","journal-title":"Proc IEDM Dig Tech Papers"},{"key":"ref2","first-page":"140","article-title":"Enterprise-Grade 6 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> Fast Read and 5 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> Highly Reliable SSD with TLC NAND-Flash Memory for Big-Data Storage","author":"tokutomi","year":"2015","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"1","article-title":"A 55-nm, 0.86-Volt operation, 75 MHz high speed, 96 uA\/MHz low power, wide voltage supply range 2M-bit split-gate embedded Flash","author":"cho","year":"2013","journal-title":"Proc VLSI-DAT"},{"key":"ref1","first-page":"212","article-title":"40 nm Embedded SG-MONOS flash Macros for Automotive with 160 MHz Random Access for Code and Endurance Over 10 M Cycles for Data","author":"kono","year":"2013","journal-title":"Proc ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7265102.pdf?arnumber=7265102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:35:48Z","timestamp":1633919748000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7265102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":9,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2467186","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}