{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:32:53Z","timestamp":1782970373888,"version":"3.54.5"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation (SRC)","doi-asserted-by":"publisher","award":["1830.125"],"award-info":[{"award-number":["1830.125"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CAREER EECS-0954969"],"award-info":[{"award-number":["CAREER EECS-0954969"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/jssc.2015.2478449","type":"journal-article","created":{"date-parts":[[2015,10,14]],"date-time":"2015-10-14T00:33:19Z","timestamp":1444782799000},"page":"3160-3174","source":"Crossref","is-referenced-by-count":65,"title":["Design and Analysis of Low-Power High-Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers"],"prefix":"10.1109","volume":"50","author":[{"given":"Ahmed","family":"Elkholy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mrunmay","family":"Talegaonkar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pavan","family":"Kumar Hanumolu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref31","first-page":"272","article-title":"A 20-to-1000 MHz $\\pm 14{\\text{ps}}$ peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65 nm CMOS","author":"elkholy","year":"0","journal-title":"IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref30","first-page":"669","article-title":"A 10b 10 GHz digitlly controlled LC oscillator in 65 nm CMOS","author":"da dalt","year":"0","journal-title":"IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref12","first-page":"52","article-title":"A pulse-position-modulation phase-noise-reduction technique for a 2-to-16 GHz injection-locked ring oscillator in 20 nm CMOS","author":"chien","year":"0","journal-title":"IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref15","first-page":"414","article-title":"A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing","author":"lee","year":"0","journal-title":"IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2241784"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2302747"},{"key":"ref19","first-page":"1","article-title":"A 6.75-to-8.25 GHz 2.25 mW 190f${\\text{s}}_{\\text{rms}}$ integrated-jitter PVT-insensitive injection-locked clock multiplier using all-digital continuous frequency-tracking loop in 65 nm CMOS","author":"elkholy","year":"0","journal-title":"IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2321200"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252654"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2394323"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref5","first-page":"139","article-title":"A 2.2 GHz sub-sampling PLL with 0.16p${\\text{s}}_{\\text{rms}}$ jitter and -125dBc\/Hz in-band phase noise at 700 $\\upmu$w loop-components power","author":"gao","year":"0","journal-title":"Proc IEEE VLSI Circuits Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658471"},{"key":"ref9","first-page":"360","article-title":"A 1.7 GHz MDLL-based fractional-N frequency synthesizer with 1.4 ps RMS integrated jitter and 3 mW power using a 1b TDC","author":"marucci","year":"0","journal-title":"IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870766"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831596"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015681"},{"key":"ref21","first-page":"452","article-title":"A 27Gb\/s forwarded-clock I\/O receiver using an injection-locked LC-DCO in 45 nm CMOS","author":"mahony","year":"0","journal-title":"IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916598"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916692"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7336577\/07297803.pdf?arnumber=7297803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:55:51Z","timestamp":1649444151000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7297803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":33,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2478449","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}