{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:53:05Z","timestamp":1774720385898,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"University of Macau and Macao Science and Technology Development Fund","award":["SKL\/AMS-VLSI\/11-Y3\/SSW\/FST"],"award-info":[{"award-number":["SKL\/AMS-VLSI\/11-Y3\/SSW\/FST"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/jssc.2015.2493167","type":"journal-article","created":{"date-parts":[[2015,11,13]],"date-time":"2015-11-13T19:47:28Z","timestamp":1447444048000},"page":"365-377","source":"Crossref","is-referenced-by-count":40,"title":["A 6 b 5 GS\/s 4 Interleaved 3 b\/Cycle SAR ADC"],"prefix":"10.1109","volume":"51","author":[{"given":"Chi-Hang","family":"Chan","sequence":"first","affiliation":[{"name":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"}]},{"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"}]},{"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"}]},{"given":"Seng-Pan","family":"Ben U","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"}]},{"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed Signal VLSI, Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macao, China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"crossref","first-page":"1429","DOI":"10.1109\/JSSC.2013.2252516","article-title":"A 6-b 4.1-GS\/s flash ADC with time-domain latch interpolation in 90-nm CMOS","volume":"48","author":"kim","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2214181"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.508260"},{"key":"ref11","first-page":"22","article-title":"A 5.5 mW 6 b 5 GS\/S","author":"chan","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref2","author":"murmann","year":"2015","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref1","first-page":"296","article-title":"A 2.6 mW 6 b 2.2 GS\/s 4-times interleaved fully dynamic pipelined ADC in 40 nm digital CMOS","author":"verbruggen","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"1","article-title":"A 7 b 1 GS\/s 7.2 mW nonbinary 2 b\/cycle SAR ADC with register-to-DAC direct control","author":"hong","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref16","first-page":"86","article-title":"A 3.8 mW 8 b 1 GS\/s 2 b\/cycle interleaving SAR ADC with compact DAC structure","author":"chan","year":"0","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2012449"},{"key":"ref18","first-page":"211","article-title":"An 11 b 900 MS\/s time-interleaved sub-ranging pipelined-SAR ADC","author":"zhu","year":"0","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2305075"},{"key":"ref23","first-page":"1","author":"kester","year":"2009","journal-title":"Find those elusive ADC sparkle codes and metastable states"},{"key":"ref26","first-page":"89","article-title":"A 110 mW 6 bit 36 GS\/s interleaved SAR ADC for 100 GBE occupying","author":"kull","year":"0","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref25","first-page":"382","article-title":"22.3 A 20 GHz-BW 6 b 10 GS\/s 32 mW time-interleaved SAR ADC with master T&H in 28 nm UTBB FDSOI technology","author":"le tual","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006315"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2311812"},{"key":"ref21","first-page":"2154","article-title":"A 5-bit 1.25-GS\/s","volume":"48","author":"chan","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362851"},{"key":"ref7","first-page":"264","article-title":"An 8.5 mW 5 GS\/s 6 b flash ADC with dynamic offset calibration in 32 nm CMOS SOI","author":"chen","year":"0","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref4","first-page":"1","article-title":"Single-channel, 1.25-GS\/s, 6-bit, loop-unrolled asynchronous SAR-ADC in 40 nm-CMOS","author":"jiang","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref6","first-page":"26","article-title":"A 6 b 3 GS\/s 11 mW fully dynamic flash ADC in 40 nm CMOS with reduced number of comparators","author":"shu","year":"0","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref5","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6 b 2 b\/step SAR ADC in","author":"cao","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7398196\/07328692.pdf?arnumber=7328692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T22:05:38Z","timestamp":1682633138000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7328692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2493167","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}