{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,26]],"date-time":"2026-07-26T03:54:01Z","timestamp":1785038041611,"version":"3.55.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/jssc.2015.2494603","type":"journal-article","created":{"date-parts":[[2015,11,3]],"date-time":"2015-11-03T19:48:45Z","timestamp":1446580125000},"page":"412-427","source":"Crossref","is-referenced-by-count":26,"title":["A 6.7 MHz to 1.24 GHz $\\text{0.0318}\\;{\\text{mm}^{\\text{2}}}$ Fast-Locking All-Digital DLL Using Phase-Tracing Delay Unit in 90 nm CMOS"],"prefix":"10.1109","volume":"51","author":[{"given":"Min-Han","family":"Hsieh","sequence":"first","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liang-Hsin","family":"Chen","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Charlie Chung-Ping","family":"Chen","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","first-page":"244","article-title":"A 6.7 MHz-to-1.24 GHz 0.0318 mm2 fast-locking all-digital DLL in 90 nm CMOS","author":"hsieh","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021447"},{"key":"ref15","first-page":"398","article-title":"A 0.4-to-1.6 GHz low-OSR $\\Delta\\Sigma $ DLL with self-referenced multiphase generation","author":"yu","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"1","article-title":"A 2 GHz-to-7.5 GHz quadrature clock-generator using digital delay locked loops for multi-standard I\/Os in 14 nm CMOS","author":"elshazly","year":"0","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref10","first-page":"282","article-title":"A 0.1-to-1.5 GHz 4.2 mW all-digital DLL with dual duty-cycle correction circuit and update gear circuit for DRAM in 66 nm CMOS technology","author":"yun","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016993"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/JSSC.2002.1004577","article-title":"A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM","volume":"37","author":"kim","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848035"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047994"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843596"},{"key":"ref4","first-page":"422","article-title":"An ultra-low-power fast-lock-in small-jitter all-digital DLL","author":"wang","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"244","article-title":"A 400 MHz–1.6 GHz fast lock, jitter filtering ADDLL based burst mode memory interface","author":"hossain","year":"0","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020229"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906183"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7398196\/07317498.pdf?arnumber=7317498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T22:34:33Z","timestamp":1682634873000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7317498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":16,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2494603","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}