{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:26:26Z","timestamp":1780050386419,"version":"3.53.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/jssc.2015.2497963","type":"journal-article","created":{"date-parts":[[2015,12,22]],"date-time":"2015-12-22T19:13:38Z","timestamp":1450811618000},"page":"428-439","source":"Crossref","is-referenced-by-count":74,"title":["A 4-to-10.5 Gb\/s Continuous-Rate Digital Clock and Data Recovery With Automatic Frequency Acquisition"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref30","first-page":"184","article-title":"A 650-Mb\/s-to-8-Gb\/s referenceless CDR circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884344"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2296152"},{"key":"ref13","first-page":"1","article-title":"A 6.5-Mb\/s to 11.3-Gb\/s continuous-rate clock and data recovery","author":"kenney","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"key":"ref15","first-page":"150","article-title":"A 4-to-10.5-Gb\/s 2.2-mW\/Gb\/s continuous-rate digital CDR with automatic frequency acquisition in 65 nm CMOS","author":"shu","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref18","first-page":"272","article-title":"A 20-to-1000 MHz 14 ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65 nm CMOS","author":"elkholy","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref28","first-page":"278","article-title":"A 5-Gb\/s 2.6-mW\/Gb\/s reference-less half-rate PRPLL-based digital CDR","author":"shu","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1954.274618"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.173101"},{"key":"ref29","first-page":"152","article-title":"An 8.2-to-10.3-Gb\/s full-rate linear reference-less CDR without frequency detector in 0.18 ?m CMOS","author":"huang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1985.1096264"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168873"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TCSII.2012.2195059","article-title":"Analysis of a frequency acquisition technique with a stochastic reference clock generator","volume":"59","author":"han","year":"2012","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref1","first-page":"405","article-title":"A versatile clock recovery architecture and monolithic implementation","author":"devito","year":"1996","journal-title":"Monolithic Phase-Locked Loops and Clock Recovery Circuits Theory and Design"},{"key":"ref20","first-page":"344","article-title":"A 14.2-mW 2.55-to-3-GHz cascaded PLL with reference injection, 800-MHz delta-sigma modulator and 255fs$_{\\text{rms}}$ integrated jitter in 0.13 ?m CMOS","author":"park","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385756"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.808920"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157259"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022916"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7398196\/7362125.pdf?arnumber=7362125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:50Z","timestamp":1642006070000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7362125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":30,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2497963","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}