{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T13:48:49Z","timestamp":1764510529855,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/jssc.2015.2498302","type":"journal-article","created":{"date-parts":[[2015,12,8]],"date-time":"2015-12-08T14:19:54Z","timestamp":1449584394000},"page":"557-567","source":"Crossref","is-referenced-by-count":33,"title":["A 28 nm 2 Mbit 6 T SRAM With Highly Configurable Low-Voltage Write-Ability Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset Compensation"],"prefix":"10.1109","volume":"51","author":[{"given":"Mahmut E.","family":"Sinangil","sequence":"first","affiliation":[]},{"given":"John W.","family":"Poulton","sequence":"additional","affiliation":[]},{"given":"Matthew R.","family":"Fojtik","sequence":"additional","affiliation":[]},{"given":"Thomas H.","family":"Greer","sequence":"additional","affiliation":[]},{"given":"Stephen G.","family":"Tell","sequence":"additional","affiliation":[]},{"given":"Andreas J.","family":"Gotterba","sequence":"additional","affiliation":[]},{"given":"Jesse","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Golbus","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Zimmer","sequence":"additional","affiliation":[]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref11","first-page":"310","article-title":"A 0.6 V 1.5 GHz 84 Mb SRAM design in 14 nm FinFET CMOS technology","author":"karl","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref13","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with $0.149\\; {{\\upmu\\text{m}}^2}$ cell in 32 nm high-k metal-gate CMOS","author":"fujimura","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"232","article-title":"A 14 nm FinFET 128 Mb 6T SRAM with VMIN-enhancement techniques for low-power applications","author":"song","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"238","article-title":"A 16 nm 128 Mb SRAM in high-K metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","author":"chen","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2347707"},{"key":"ref18","first-page":"242","article-title":"A reconfigurable sense amplifier with auto-zero calibration and pre-amplification in 28 nm CMOS","author":"giridhar","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232859"},{"key":"ref4","first-page":"102","article-title":"Ivytown: A 22 nm 15-core enterprise Xeon$^\\circledR$ processor family","author":"rusu","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284650"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"Design issues for dynamic voltage scaling","author":"burd","year":"0","journal-title":"Proc Int Symp Low Power Electronics and Design (ISPLED)"},{"key":"ref5","first-page":"72","article-title":"A 20 nm 32-core 64 MB L3 cache SPARC M7 processor","author":"li","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2033621"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.645069"},{"journal-title":"ISSCC 2014 Tech Trends","year":"2013","key":"ref2"},{"journal-title":"NVIDIA Tegra X1 White Paper","year":"2015","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.859510"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7398196\/07348675.pdf?arnumber=7348675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:50Z","timestamp":1641988070000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7348675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2498302","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}