{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T06:26:45Z","timestamp":1775197605994,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/jssc.2015.2498601","type":"journal-article","created":{"date-parts":[[2015,12,10]],"date-time":"2015-12-10T01:27:51Z","timestamp":1449710871000},"page":"303-309","source":"Crossref","is-referenced-by-count":267,"title":["A 20k-Spin Ising Chip to Solve Combinatorial Optimization Problems With CMOS Annealing"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3389\/fphy.2014.00005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/0305-4470\/15\/10\/028"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1126\/science.345.6197.614"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1504\/IJCSE.2007.017827"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature10012"},{"key":"ref8","first-page":"432","article-title":"20k-spin Ising chip for combinational optimization problem with CMOS annealing","author":"yamaoka","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662276"},{"key":"ref2","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.36.3.493"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7368951\/7350099.pdf?arnumber=7350099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:57Z","timestamp":1642005957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7350099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2498601","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}