{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T08:29:25Z","timestamp":1719995365499},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/jssc.2015.2504410","type":"journal-article","created":{"date-parts":[[2015,12,30]],"date-time":"2015-12-30T19:07:12Z","timestamp":1451502432000},"page":"992-1002","source":"Crossref","is-referenced-by-count":15,"title":["A Hybrid NRZ\/Multi-Tone I\/O With Crosstalk and ISI Reduction for Dense Interconnects"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.924224"},{"key":"ref11","first-page":"178","article-title":"An FSK plastic waveguide communication link in 40\ufffdnm CMOS","author":"volkaerts","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"180","article-title":"A 7.5\ufffdmW 7.5 Gb\/s mixed NRZ\/multi-tone serial-data transceiver for multi-drop memory interfaces in 40\ufffdnm CMOS","author":"gharibdoust","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2047306"},{"key":"ref14","author":"razavi","year":"2003","journal-title":"Design of Integrated Circuits for Optical Communciations"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151410"},{"key":"ref16","first-page":"228c","article-title":"A 5.9\ufffdmW\/Gb\/s 7 Gb\/s\/pin 8-lane single-ended RX with crosstalk cancellation scheme using a XCTLE and 56-tap XDFE in 32\ufffdnm SOI CMOS","author":"cevrero","year":"0","journal-title":"Proc IEEE VLSI Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2483904"},{"key":"ref18","author":"proakis","year":"2001","journal-title":"Digital Communications"},{"key":"ref19","author":"razavi","year":"2012","journal-title":"RF Microelectronics"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1383","DOI":"10.1109\/JSSC.2013.2252517","article-title":"A 12-Gb\/s multichannel I\/O using MIMO crosstalk cancellation and signal reutilization in 65-nm CMOS","volume":"48","author":"oh","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348556"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917520"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref8","first-page":"180c","article-title":"A 4x9 Gb\/s 1 pJ\/b NRZ\/multi-tone serial-data transceiver with crosstalk reduction architecture for multi-drop memory interfaces in 40\ufffdnm CMOS","author":"gharibdoust","year":"0","journal-title":"Proc IEEE VLSI Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193843"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028917"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164709"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672166"},{"key":"ref21","first-page":"160","article-title":"A 4.5\ufffdmW\/Gb\/s 6.4 Gb\/s 22+1-lane source-synchronous link RX core with optional cleanup PLL in 65\ufffdnm CMOS","author":"reutemann","year":"0","journal-title":"et al"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2203870"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7446371\/7368875.pdf?arnumber=7368875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:09Z","timestamp":1642005909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7368875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2504410","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}