{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:16:25Z","timestamp":1781108185624,"version":"3.54.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["1836.111"],"award-info":[{"award-number":["1836.111"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006445","name":"National Science Foundation","doi-asserted-by":"publisher","award":["EECS-1202508"],"award-info":[{"award-number":["EECS-1202508"]}],"id":[{"id":"10.13039\/100006445","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/jssc.2015.2504555","type":"journal-article","created":{"date-parts":[[2016,1,12]],"date-time":"2016-01-12T20:49:23Z","timestamp":1452631763000},"page":"671-685","source":"Crossref","is-referenced-by-count":21,"title":["A 10 Gb\/s Hybrid ADC-Based Receiver With Embedded Analog and Per-Symbol Dynamically Enabled Digital Equalization"],"prefix":"10.1109","volume":"51","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4603-771X","authenticated-orcid":false,"given":"Ayman","family":"Shafik","sequence":"first","affiliation":[{"name":"Analog and Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ehsan","family":"Zhian Tabasy","sequence":"additional","affiliation":[{"name":"Analog and Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shengchang","family":"Cai","sequence":"additional","affiliation":[{"name":"Analog and Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keytaek","family":"Lee","sequence":"additional","affiliation":[{"name":"Analog and Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sebastian","family":"Hoyos","sequence":"additional","affiliation":[{"name":"Analog and Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Samuel","family":"Palermo","sequence":"additional","affiliation":[{"name":"Analog and Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013765"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259036"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2358568"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2011.6100209"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164137"},{"key":"ref15","first-page":"455","article-title":"A 3.5 pJ\/bit 8-tap-feed-forward 8-tap-decision feedback digital equalizer for 16 Gb\/s I\/Os","author":"toifl","year":"0","journal-title":"Proc Eur Solid State Circuits Conf"},{"key":"ref16","first-page":"62","article-title":"A 10 Gb\/s hybrid ADC-based receiver with embedded 3-tap analog FFE and dynamically-enabled digital equalization in 65 nm CMOS","author":"shafik","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048139"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112483"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364032"},{"key":"ref6","first-page":"162c","article-title":"A 6 b 46 GS\/s ADC with >23 GHz BW and sparkle-code error correction","author":"duan","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref5","first-page":"378","article-title":"A 90 GS\/s 8 b 667 mW 64× interleaved SAR ADC in 32 nm digital SOI CMOS","author":"kull","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162465"},{"key":"ref7","first-page":"158c","article-title":"A 25 GS\/s 6 b TI binary search ADC with soft-decision selection in 65 nm CMOS","author":"cai","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047473"},{"key":"ref1","first-page":"436","article-title":"A 12.5 Gb\/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery","author":"harwood","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/49.87640"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1986.1086004"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7426427\/07378869.pdf?arnumber=7378869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T17:33:21Z","timestamp":1715276001000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7378869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2504555","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}