{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T11:16:59Z","timestamp":1769167019409,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/jssc.2015.2507361","type":"journal-article","created":{"date-parts":[[2016,1,22]],"date-time":"2016-01-22T21:37:59Z","timestamp":1453498679000},"page":"919-929","source":"Crossref","is-referenced-by-count":33,"title":["A Low Ripple Switched-Capacitor Voltage Regulator Using Flying Capacitance Dithering"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","first-page":"370","article-title":"A fully integrated successive-approximation switched-capacitor DC–DC converter with 31mV output voltage resolution","author":"bang","year":"0","journal-title":"Dig Tech Papers Solid-State Circuits Conf (ISSCC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946052"},{"key":"ref12","first-page":"1","article-title":"A 1-V input, 0.2-V to 0.47-V output switched-capacitor DC–DC converter with pulse density and width modulation (PDWM) for 57% ripple reduction","author":"zhang","year":"0","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref13","first-page":"98","article-title":"A 41-phase switched-capacitor power converter with 3.8\ufffdmV output ripple and 81% efficiency in baseline 90nm CMOS","author":"pique","year":"0","journal-title":"Dig Tech Papers Solid-State Circuits Conf (ISSCC)"},{"key":"ref14","first-page":"280","article-title":"A 23Mb\/s 23pJ\/b fully synthesized true-random-number generator in 28nm and 65\ufffdnm CMOS","author":"yang","year":"0","journal-title":"Dig Tech Papers Solid-State Circuits Conf (ISSCC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.925403"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757396"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231313"},{"key":"ref18","first-page":"166","article-title":"A hybrid DC–DC converter for sub-microwatt sub-1V implantable applications","author":"wieckowski","year":"0","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref4","first-page":"372","article-title":"A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19\ufffdW\/mm at 73% efficiency","author":"le","year":"0","journal-title":"Dig Tech Papers Solid-State Circuits Conf (ISSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144350"},{"key":"ref6","first-page":"90","article-title":"A sub-ns response on-chip switched-capacitor DC–DC voltage regulator delivering $3.7\\text{W\/mm}^{2}$ at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS","author":"andersen","year":"0","journal-title":"Dig Tech Papers Solid-State Circuits Conf (ISSCC)"},{"key":"ref5","first-page":"174","article-title":"A 0.45-1V fully integrated reconfigurable switched capacitor step-down DC–DC converter with high density MIM capacitor in 22nm tri-gate CMOS","author":"jain","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076550"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487776"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref1","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"0","journal-title":"Proc IEEE Int Symp High Perform Comput Archit"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259044"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7446371\/7387666.pdf?arnumber=7387666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:09Z","timestamp":1642005909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7387666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":19,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2507361","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}