{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:41Z","timestamp":1759146521781},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/jssc.2015.2507786","type":"journal-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T22:34:27Z","timestamp":1454366067000},"page":"1003-1008","source":"Crossref","is-referenced-by-count":6,"title":["A High-Density Metal-Fuse Technology Featuring a 1.6 V Programmable Low-Voltage Bit Cell With Integrated 1 V Charge Pumps in 22 nm Tri-Gate CMOS"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref4","first-page":"247","article-title":"A 45\ufffdnm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193\ufffdnm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"0","journal-title":"Proc Int Electron Devices Meeting (IEDM&#x2019;97)"},{"key":"ref3","first-page":"30","article-title":"A $1.25\\, \\upmu {\\text m}^2$ cell 32 Kb electrical fuse memory in 32\ufffdnm CMOS with 700\ufffdmV Vddmin and parallel\/serial interface","author":"chung","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042253"},{"key":"ref6","first-page":"174c","article-title":"Low-voltage metal-fuse technology featuring a 1.6\ufffdV-programmable 1T1R bit cell with an integrated 1\ufffdV charge pump in 22\ufffdnm tri-gate process","author":"kulkarni","year":"0","journal-title":"Proc Symp VLSI circuits (VLSI)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040115"},{"key":"ref8","first-page":"131","article-title":"A 22\ufffdnm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors","author":"auth","year":"0","journal-title":"Proc Symp VLSI Technol (VLSIT&#x2019;12)"},{"key":"ref7","first-page":"941","article-title":"A 32\ufffdnm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and $0.171 \\upmu {\\text m}^2$ SRAM cell size in a 291\ufffdMb array","author":"natarajan","year":"0","journal-title":"Proc Int Electron Devices Meeting (IEDM&#x2019;08)"},{"key":"ref2","first-page":"406","article-title":"A commercial field-programmable dense eFUSE array memory with 99.999% sense yield for 45\ufffdnm SOI CMOS","author":"uhlmann","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","first-page":"3.1.1","article-title":"A 22\ufffdnm SoC platform technology featuring 3-D tri-gate and high-k\/metal gate, optimized for ultra low power, high performance and high density SoC applications","author":"jan","year":"0","journal-title":"Proc Int Electron Devices Meeting (IEDM&#x2019;12)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650515"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7446371\/7384722.pdf?arnumber=7384722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:09Z","timestamp":1642005909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7384722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":10,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2507786","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}