{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T13:55:28Z","timestamp":1777470928627,"version":"3.51.4"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/jssc.2015.2511164","type":"journal-article","created":{"date-parts":[[2016,1,22]],"date-time":"2016-01-22T21:37:59Z","timestamp":1453498679000},"page":"845-859","source":"Crossref","is-referenced-by-count":20,"title":["A 2.7 mW\/Channel 48\u20131000 MHz Direct Sampling Full-Band Cable Receiver"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref31","first-page":"240","article-title":"A 0.004mm2 250\ufffd?W $\\Delta\\Sigma $ TDC with time-difference accumulator and a 0.012mm2 2.5\ufffdmW bang-bang digital PLL using PRNG for low-power SoC applications","author":"hong","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063630"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252518"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259013"},{"key":"ref12","first-page":"386","article-title":"A 1.62GS\/s TI SAR ADC with fully digital background mismatch compensation achieving interleaving spurs below 70dBFS","author":"le dortz","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref14","first-page":"464","article-title":"A 21fJ\/conv-step 9 ENOB 1.6GS\/s 2&#x00D7;time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45\ufffdnm CMOS","author":"sung","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref15","first-page":"470","article-title":"A 2.6b\/cycle-architecture-based 10b 1.7GS\/s 15.4\ufffdmW 4&#x00D7;-time-interleaved SAR ADC with a multistep hardware-retirement technique","author":"hong","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","first-page":"468","article-title":"A 5GS\/S 150\ufffdmW 10b SHA-less pipelined\/SAR hybrid ADC in 28\ufffdnm CMOS","author":"brandolini","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997&#x2013;2013"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894307"},{"key":"ref19","first-page":"292","article-title":"A direct sampling multi-channel receiver for DOCSIS 3.0 in 65\ufffdnm CMOS","author":"janssen","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253407"},{"key":"ref4","first-page":"124","article-title":"A 22-mW 7 b 1.3-GS\/s pipeline ADC with 1-bit\/stage folding converter architecture","author":"yamase","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref3","first-page":"182","article-title":"A 12 b 1 GS\/s SiGe BiCMOS two-way time interleaved pipeline ADC","author":"payne","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185192"},{"key":"ref29","first-page":"280","article-title":"A 0.6V 1.17\ufffdps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16&#x00D7; spatial redundancy in 14\ufffdnm FinFET technology","author":"kim","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref8","first-page":"464","article-title":"An 11 b 3.6 GS\/s TI SAR ADC in 65\ufffdnm CMOS","author":"janssen","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","first-page":"84","article-title":"A 2.8 GS\/s 44.6\ufffdmW TI ADC achieving 50.9\ufffddB SNDR and 3\ufffddB effective resolution bandwidth of 1.5\ufffdGHz in 65\ufffdnm CMOS","author":"stepanovic","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref2","first-page":"162","article-title":"A 40\ufffdMHz to 1\ufffdGHz fully integrated multi-standard silicon tuner in 80\ufffdnm CMOS","author":"greenberg","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","first-page":"92","article-title":"A 5.4 GS\/s 12 b 500\ufffdmW pipeline ADC in 28\ufffdnm CMOS","author":"wu","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032497"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044978"},{"key":"ref22","first-page":"94","article-title":"Bang-bang digital PLLs at 11 and 20\ufffdGHz with sub-200\ufffdfs integrated jitter for high-speed serial communication applications","author":"rylyakov","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","first-page":"192","article-title":"An 8.5\ufffdmW, 0.07\ufffdmm2 ADPLL in 28\ufffdnm CMOS with sub-ps resolution TDC and<230\ufffdfs rms jitter","author":"shen","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055386"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref25","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200\ufffdMHz range and 3\ufffdmW power dissipation for mobile SoC clocking in 22\ufffdnm CMOS","author":"august","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7446371\/7389971.pdf?arnumber=7389971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:09Z","timestamp":1642005909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7389971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":31,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2015.2511164","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}