{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:53:27Z","timestamp":1774720407703,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/jssc.2016.2515510","type":"journal-article","created":{"date-parts":[[2016,2,8]],"date-time":"2016-02-08T19:12:31Z","timestamp":1454958751000},"page":"1009-1021","source":"Crossref","is-referenced-by-count":293,"title":["A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory"],"prefix":"10.1109","volume":"51","author":[{"given":"Supreet","family":"Jeloka","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Naveen Bharathwaj","family":"Akesh","sequence":"additional","affiliation":[{"name":"Oracle, Santa Clara, CA, USA"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A 0.6 V 1.5\ufffdGHz 84Mb SRAM design in 14\ufffdnm FinFET CMOS technology","author":"karl","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2292055"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/JSSC.2002.806264","article-title":"a ternary content-addressable memory (tcam) based on 4t static storage and including a current-race sensing scheme","volume":"38","author":"arsovski","year":"2003","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref13","first-page":"272c","article-title":"A configurable TCAM\/BCAM\/SRAM using 28\ufffdnm push-rule 6T bit cell","author":"jeloka","year":"0","journal-title":"Proc Symp VLSI Circuits (VLSIC’15)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219142"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854387"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332813"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090704"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref3","first-page":"240","article-title":"A 28\ufffdnm 400\ufffdMHz 4-parallel 1.6 Gsearch\/s 80Mb ternary CAM","author":"nii","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2037995"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649109"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914330"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158703"},{"key":"ref2","first-page":"286","article-title":"A 45\ufffdnm CMOS 13-port 64-word 41b fully associative content-addressable register file","author":"burda","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"83","article-title":"A 128×128b high-speed wide-and match-line content addressable memory in 32\ufffdnm CMOS","author":"agarwal","year":"0","journal-title":"Proc ESSCIRC"},{"key":"ref9","first-page":"210t","article-title":"FDSOI process\/design full solutions for ultra low leakage, high speed and low voltage SRAMs","author":"ranica","year":"0","journal-title":"Proc Symp VLSI Technol (VLSIT’13)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2375071"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7446371\/07400984.pdf?arnumber=7400984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T17:32:58Z","timestamp":1715275978000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7400984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2515510","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}