{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T23:53:29Z","timestamp":1775346809583,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100031215","name":"Berkeley Wireless Research Center, University of California Berkeley","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100031215","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100024160","name":"ASPIRE","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100024160","id-type":"DOI","asserted-by":"publisher"}]},{"name":"DARPA PERFECT","award":["HR0011-12-2-0016"],"award-info":[{"award-number":["HR0011-12-2-0016"]}]},{"name":"Intel ARO"},{"name":"AMD"},{"name":"SRC\/TxACE"},{"name":"Marie Curie FP7"},{"name":"NSF GRFP"},{"DOI":"10.13039\/100007065","name":"NVIDIA","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/jssc.2016.2519386","type":"journal-article","created":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T19:22:34Z","timestamp":1456860154000},"page":"930-942","source":"Crossref","is-referenced-by-count":63,"title":["A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC\u2013DC Converters in 28 nm FDSOI"],"prefix":"10.1109","volume":"51","author":[{"given":"Brian","family":"Zimmer","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Yunsup","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Alberto","family":"Puggelli","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Jaehwa","family":"Kwak","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Ruzica","family":"Jevti\u0107","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Ben","family":"Keller","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Steven","family":"Bailey","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Milovan","family":"Blagojevi\u0107","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Hanh-Phuc","family":"Le","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Po-Hung","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Nicholas","family":"Sutardja","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Rimas","family":"Avizienis","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Andrew","family":"Waterman","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Brian","family":"Richards","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Philippe","family":"Flatresse","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Crolles, France"}]},{"given":"Elad","family":"Alon","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Krste","family":"Asanovi\u0107","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]},{"given":"Borivoje","family":"Nikoli\u0107","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2295977"},{"key":"ref32","first-page":"133","article-title":"28\ufffdnm FDSOI technology platform for high-speed low-voltage digital applications","author":"planes","year":"0","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref31","first-page":"316c","article-title":"A RISC-V vector processor with tightly-integrated switched-capacitor DC–DC converters in 28\ufffdnm FDSOI","author":"zimmer","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref30","first-page":"1","article-title":"A 550–2260\ufffdMHz self-adjustable clock generator in 28\ufffdnm FDSOI","author":"kwak","year":"0","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237972"},{"key":"ref10","first-page":"1","article-title":"A 500\ufffdMHz, 68% efficient, fully on-die digitally controlled buck voltage regulator on 22\ufffdnm tri-gate CMOS","author":"krishnamurthy","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.925403"},{"key":"ref12","first-page":"90","article-title":"A sub-ns response on-chip switched-capacitor DC–DC voltage regulator delivering $3.7 \\text{W\/mm}^2$ at 90% efficiency using deep-trench capacitors in 32\ufffdnm SOI CMOS","author":"andersen","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","first-page":"174c","article-title":"A 0.45–1 V fully integrated reconfigurable switched capacitor step-down DC–DC converter with high density MIM capacitor in 22\ufffdnm tri-gate CMOS","author":"jain","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413952"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref16","first-page":"1","article-title":"A 0.33 V\/–40 C process\/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC–DC converter exploiting FDSOI 28\ufffdnm back-gate biasing","author":"clerc","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","first-page":"1","article-title":"Enabling wide autonomous DVFS in a 22\ufffdnm graphics execution core using a digitally controlled hybrid LDO\/switched-capacitor VR with fast droop mitigation","author":"kim","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","first-page":"320c","article-title":"Fully integrated DC–DC converter and a 0.4V 32-bit CPU with timing-error prevention supplied from a prototype 1.55 V Li-ion battery","author":"turnquist","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref19","article-title":"The RISC-V instruction set manual—Volume I: Base user-level ISA","author":"waterman","year":"2011"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2006.305678"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"ref27","first-page":"372","article-title":"A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering $0.19\\;\\text{W\/mm}^2$ at 73% efficiency","author":"le","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref6","first-page":"112","article-title":"Haswell: A family of IA 22\ufffdnm processors","author":"kurd","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1992.229252"},{"key":"ref5","first-page":"98","article-title":"Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 microprocessor","author":"toprak-deniz","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","first-page":"314c","article-title":"Broadwell: A family of IA 14\ufffdnm processors","author":"nalamalpu","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","first-page":"432","article-title":"FIVR: Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"0","journal-title":"Proc IEEE Appl Power Electron Conf Expo"},{"key":"ref2","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"0","journal-title":"Proc IEEE Int Symp High Perform Comput Archit"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2010.5562407"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2316919"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337785"},{"key":"ref21","article-title":"A design methodology for switched-capacitor DC–DC converters","author":"seeman","year":"2009"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2518037.2491464"},{"key":"ref23","first-page":"199","article-title":"A 45\ufffdnm 1.3\ufffdGHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators","author":"lee","year":"0","journal-title":"Proc IEEE Eur Solid-State Circuits Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.9"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7446371\/07422720.pdf?arnumber=7422720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T17:25:17Z","timestamp":1715361917000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7422720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":35,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2519386","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}