{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:52:04Z","timestamp":1768071124390,"version":"3.49.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/jssc.2016.2519389","type":"journal-article","created":{"date-parts":[[2016,3,21]],"date-time":"2016-03-21T18:56:37Z","timestamp":1458586597000},"page":"871-880","source":"Crossref","is-referenced-by-count":21,"title":["Design Techniques for a 60 Gb\/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology"],"prefix":"10.1109","volume":"51","member":"263","reference":[{"key":"ref10","first-page":"38","article-title":"A 32-to-48Gb\/s serializing transmitter using multiphase sampling in 65\ufffdnm CMOS","author":"hafez","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2411625"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref13","first-page":"230","article-title":"A 7\ufffdGb\/s 9.3\ufffdmW 2-tap current-integrating DFE receiver","author":"park","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360917"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314448"},{"key":"ref18","first-page":"46","article-title":"A 0.25\ufffdpJ\/b 0.7V 16\ufffdGb\/s 3-tap decision-feedback equalizer in 65\ufffdnm CMOS","author":"bai","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2285385"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858400"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref5","first-page":"230","article-title":"A 60\ufffdGb\/s receiver frontend in 65\ufffdnm CMOS technology","author":"han","year":"0","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref8","first-page":"42","article-title":"3.3 A 0.5-to-32.75\ufffdGb\/s flexible-reach wireline transceiver in 20\ufffdnm CMOS","author":"upadhyaya","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","first-page":"206","article-title":"A 20-Gb\/s, 0.66-pJ\/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45\ufffdnm SOI CMOS","author":"proesel","year":"0","journal-title":"Symp VLSI Circuits (VLSIC’11) Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278804"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2375071"},{"key":"ref9","first-page":"28","article-title":"A 32\ufffdGb\/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28\ufffdnm CMOS","author":"parikh","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585955"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055311"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028449"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7446371\/7437437.pdf?arnumber=7437437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:07Z","timestamp":1642005787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7437437\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":24,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2519389","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}