{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:25:17Z","timestamp":1763724317126,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2013R1A1A1005832"],"award-info":[{"award-number":["NRF-2013R1A1A1005832"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/jssc.2016.2540799","type":"journal-article","created":{"date-parts":[[2016,4,13]],"date-time":"2016-04-13T19:36:09Z","timestamp":1460576169000},"page":"1487-1498","source":"Crossref","is-referenced-by-count":22,"title":["0.2 V 8T SRAM With PVT-Aware Bitline Sensing and Column-Based Data Randomization"],"prefix":"10.1109","volume":"51","author":[{"given":"Anh Tuan","family":"Do","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhao Chuan","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ik-Joon","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917568"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085970"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref16","first-page":"73","article-title":"A 0.2\ufffdV 16\ufffdKb 9\ufffdT SRAM with bitline leakage equalization and CAM-assisted write performance boosting for improving energy efficiency","author":"wang","year":"0","journal-title":"Proc 2012 IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","article-title":"A 32\ufffdkb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90\ufffdnm CMOS","volume":"44","author":"chang","year":"0","journal-title":"J Solid-State Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231014"},{"key":"ref4","first-page":"69","article-title":"An embedded energy monitoring circuit for a 128\ufffdkbit SRAM with body-biased sense-amplifiers","author":"sinangil","year":"0","journal-title":"Proc 2012 IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869786"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2318518"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2149110"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304662"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.918909"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001937"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref24","first-page":"407","article-title":"A voltage scalable 0.26V, 64kb 8T SRAM with Vmin lowering techniques and deep sleep mode","author":"kim","year":"0","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/VLSIC.2000.852854","article-title":"A bit-line leakage compensation scheme for low-voltage SRAM’s","author":"agawa","year":"0","journal-title":"2000 Symp VLSI Circuits Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.13.0212.0273"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676905"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7490327\/07452356.pdf?arnumber=7452356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:27Z","timestamp":1642003887000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7452356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2540799","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2016,6]]}}}