{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:00:15Z","timestamp":1780635615974,"version":"3.54.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/jssc.2016.2558490","type":"journal-article","created":{"date-parts":[[2016,5,27]],"date-time":"2016-05-27T18:18:34Z","timestamp":1464373114000},"page":"1695-1704","source":"Crossref","is-referenced-by-count":94,"title":["<inline-formula> <tex-math notation=\"LaTeX\">$\\mu $ <\/tex-math> <\/inline-formula>RNG: A 300\u2013950 mV, 323 Gbps\/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS"],"prefix":"10.1109","volume":"51","author":[{"given":"Sanu K.","family":"Mathew","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Johnston","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul","family":"Newman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven K.","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gregory","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","author":"cramer","year":"1946","journal-title":"Mathematical Methods of Statistics"},{"key":"ref32","first-page":"3.7.1","article-title":"A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a $0.0588~\\mu $ m2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Dig"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916446"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2052515"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058918"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405730"},{"key":"ref11","first-page":"294","article-title":"Si nanodevices for RNG circuits for cryptographic security","author":"fujita","year":"2004","journal-title":"IEEE ISSCC Dig"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831480"},{"key":"ref13","first-page":"216","article-title":"A TRNG using time-dependent dielectric breakdown","author":"liu","year":"2011","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250627"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311206"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.17"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.164"},{"key":"ref18","first-page":"45","article-title":"High-speed true random number generation with logic gates only","author":"dichtl","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems (CHES) LNCS 4727"},{"key":"ref19","first-page":"595","article-title":"Design of an on-chip random number generator using metastability","author":"kinniment","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539705447141"},{"key":"ref4","first-page":"248c","article-title":"A robust ?40 to 120°C all-digital true random number generator in 40 nm CMOS","author":"yang","year":"2015","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28628-8_30"},{"key":"ref3","first-page":"280","article-title":"A 23 Mb\/s 23 pJ\/b fully synthesized TRNG in 28 nm and 65 nm CMOS","author":"yang","year":"2014","journal-title":"IEEE ISSCC Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref29","article-title":"A statistical test suite for the validation of random number generators and pseudo random number generators for cryptographic applications","year":"2010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946136"},{"key":"ref8","first-page":"536","article-title":"A low-power TRNG using random telegraph noise of single oxide-traps","author":"brederlow","year":"2006","journal-title":"IEEE ISSCC Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/81.847868"},{"key":"ref2","first-page":"116","article-title":"$\\mu $ RNG: A 300-950 mV 323 Gbps\/W all-digital fullentropy TRNG in 14 nm FinFET CMOS","author":"mathew","year":"2015","journal-title":"Proc ESSCIRC"},{"key":"ref9","article-title":"The Intel RNG","author":"jun","year":"1999"},{"key":"ref1","article-title":"Intel’s digital random number generator","author":"cox","year":"2011","journal-title":"Hot Chips 11 Symp High-Performance Chips"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920327"},{"key":"ref22","first-page":"216","article-title":"2.4 GHz 7 mW all-digital PVT-variation tolerant TRNG in 45 nm CMOS","author":"srinivasan","year":"2010","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref21","first-page":"404","article-title":"TRNG with a metastability-based quality control","author":"tokunaga","year":"2007","journal-title":"IEEE ISSCC Dig"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619875"},{"key":"ref23","first-page":"301","article-title":"A 4 Gbps 0.57 pj\/bit process-voltage-temperature variation tolerant all digital true random number generator in 45 nm CMOS","author":"srinivasan","year":"2009","journal-title":"22nd IEEE Int Conf VLSI Design"},{"key":"ref26","article-title":"Recommendations for the entropy sources used for random bit generation","author":"barker","year":"2010"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217631"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7498696\/07480363.pdf?arnumber=7480363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:18Z","timestamp":1642005798000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7480363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2558490","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}