{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:22:22Z","timestamp":1774966942054,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Research Foundation of the Ministry of Science, ICT and Future Planning (MSIP), Korea","award":["NRF- 2014R1A2A1A11052875"],"award-info":[{"award-number":["NRF- 2014R1A2A1A11052875"]}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center (IDEC)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/jssc.2016.2559512","type":"journal-article","created":{"date-parts":[[2016,5,27]],"date-time":"2016-05-27T18:18:34Z","timestamp":1464373114000},"page":"1890-1901","source":"Crossref","is-referenced-by-count":16,"title":["A Single-Ended Parallel Transceiver With Four-Bit Four-Wire Four-Level Balanced Coding for the Point-to-Point DRAM Interface"],"prefix":"10.1109","volume":"51","author":[{"given":"Soo-Min","family":"Lee","sequence":"first","affiliation":[]},{"given":"Ji-Hoon","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Il-Min","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Young-Jae","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Hae-Kang","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Kyunghoon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Daehan","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"poulton","year":"2003","journal-title":"Methods and systems for transmitting and receiving differential signals over a plurality of conductors"},{"key":"ref11","first-page":"237","article-title":"A 8 GByte\/s transceiver with current-balanced pseudo-differential signaling for memory interface","author":"lee","year":"2008","journal-title":"IEEE Asian Solid-State Circuits Conf"},{"key":"ref12","first-page":"72","article-title":"A 25 Gb\/s PAM4 transmitter in 90 nm CMOS SOI","author":"menolfi","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"136","article-title":"Single-ended transceiver design techniques for 5.33 Gb\/s graphics applications","author":"partovi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362660"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912549"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2136590"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108120"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2500420"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2015.15.5.455"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185369"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031527"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.924072"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011038"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2010.10.1.045"},{"key":"ref1","first-page":"112","article-title":"A 3.2 Gb\/s 8 b single-ended integrating DFE RX for 2-drop DRAM interface with internal reference voltage and digital calibration","author":"chi","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"442","article-title":"A pin- and power-efficient low-latency 8-to-12 Gb\/s\/wire 8b8w-coded SerDes link for high-loss channels in 40 nm technology","author":"singh","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","year":"0","journal-title":"H-Field Probe (6 mm PBS2) and Pre-Amplifier (UBBV2) User Manual"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7526339\/07480368.pdf?arnumber=7480368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:47Z","timestamp":1642003367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7480368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":20,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2559512","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}