{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:55:41Z","timestamp":1761990941880,"version":"build-2065373602"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/jssc.2016.2561979","type":"journal-article","created":{"date-parts":[[2016,6,9]],"date-time":"2016-06-09T15:43:52Z","timestamp":1465487032000},"page":"1593-1606","source":"Crossref","is-referenced-by-count":16,"title":["A 150 kHz\u201380 MHz BW Discrete-Time Analog Baseband for Software-Defined-Radio Receivers using a 5th-Order IIR LPF, Active FIR and a 10 bit 300 MS\/s ADC in 28 nm CMOS"],"prefix":"10.1109","volume":"51","author":[{"given":"Badr","family":"Malki","sequence":"first","affiliation":[]},{"given":"Bob","family":"Verbruggen","sequence":"additional","affiliation":[]},{"given":"Ewout","family":"Martens","sequence":"additional","affiliation":[]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"80","article-title":"A 150 kHz–80 MHz BW DT analog baseband for SDR RX using a 5th-order IIR LPF, active FIR and 10b 300 MS\/s ADC in 28nm CMOS","author":"malki","year":"2015","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1982.1085188"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487687"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359656"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2427334"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858451"},{"key":"ref16","first-page":"466","article-title":"A 1.7mW 11b 250MS\/s 2x interleaved fully dynamic pipelined SAR ADC in 40nm digital CMOS","author":"verbruggen","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217873"},{"key":"ref18","first-page":"268c","article-title":"A 2.1 mW 11b 410 MS\/s dynamic pipelined SAR ADC with background calibration in 28nm digital CMOS","author":"verbruggen","year":"2013","journal-title":"Symposium on VLSI Circuits (VLSIC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942060"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206457"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884835"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757343"},{"key":"ref5","first-page":"2375","article-title":"A 0.5 mm2 power-scalable 0.5–3.8-GHz CMOS DT-SDR receiver with second-order RF band-pass sampler","volume":"45","author":"geis","year":"2010","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1732","DOI":"10.1109\/JSSC.2010.2053860","article-title":"Discrete-time mixing receiver architecture for RF-sampling software-defined radio","volume":"45","author":"zhiyu","year":"2010","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023275"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2321148"},{"key":"ref9","first-page":"535","article-title":"A sigma-delta ADC with a built-in anti-aliasing filter for Bluetooth receiver in 130 nm digital process","author":"jinseok","year":"2004","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref20","first-page":"200","article-title":"A 1.5mW 68dB SNDR 80MS\/s 2x interleaved SAR-assisted pipelined ADC in 28nm CMOS","author":"van der goes","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2309086"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7498696\/07488190.pdf?arnumber=7488190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:18Z","timestamp":1641987798000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7488190\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2561979","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}