{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:33:56Z","timestamp":1782970436146,"version":"3.54.5"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Basic Science Research Program through the NRF of Korea funded by the Ministry of Science, ICT & Future Planning","doi-asserted-by":"publisher","award":["NRF-2015R1A1A1A05027276"],"award-info":[{"award-number":["NRF-2015R1A1A1A05027276"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/jssc.2016.2574804","type":"journal-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T18:18:32Z","timestamp":1466705912000},"page":"1878-1889","source":"Crossref","is-referenced-by-count":69,"title":["A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector"],"prefix":"10.1109","volume":"51","author":[{"given":"Seojin","family":"Choi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seyeon","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Younghyun","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaehyouk","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"266","article-title":"A $\\text {0.0066 mm}^{2}~{780}\\mu \\text {W}$ fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique","author":"deng","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2370191"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231356"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A low-jitter and fractional-resolution injection-locked clock multiplier using a DLL-based real-time PVT calibrator with replica-delay cells","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref16","first-page":"414","article-title":"A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing","author":"lee","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref18","first-page":"188","article-title":"A 6.75-to-8.25 GHz 2.25 mW $190~\\mathrm {fs}_{\\mathrm {rms}}$ integrated-jitter PVT-insensitive injection-locked clock multiplier using all-digital continuous frequency-tracking loop in 65 nm CMOS","author":"elkholy","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2036057"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2012.6242261"},{"key":"ref27","author":"hajimiri","year":"1999","journal-title":"The Design of Low Noise Oscillators"},{"key":"ref3","first-page":"336","article-title":"An all-digital clock generator using a fractionally injection-locked oscillator in 65 nm CMOS","author":"park","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2335435"},{"key":"ref5","first-page":"58","article-title":"A multiple-crystal interface PLL with VCO realignment to reduce phase noise","author":"ye","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"248","article-title":"A $\\text {0.022 mm}^{2}~{970}~\\mu \\text {W}$ dual-loop injection-locked PLL with ?243 dB FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref20","first-page":"52","article-title":"A pulse-position-modulation phase-noise-reduction technique for a 2-to-16 GHz injection-locked ring oscillator in 20 nm CMOS","author":"chien","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252654"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref26","author":"razavi","year":"1998","journal-title":"RF Microelectronics"},{"key":"ref25","first-page":"194","article-title":"A 185 fsrms-integrated-jitter and ?245 dB FOM PVT robust ring-VCO-based injection-locked clock multiplier with a continuous frequency-tracking loop using a replica-delay cell and a dual-edge phase detector","author":"choi","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7526339\/07498666.pdf?arnumber=7498666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:47Z","timestamp":1642003367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7498666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":29,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2574804","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}