{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:48:42Z","timestamp":1745988522304,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T00:00:00Z","timestamp":1470009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation (NRF) of Korea","doi-asserted-by":"publisher","award":["2015R1A2A2A09001553"],"award-info":[{"award-number":["2015R1A2A2A09001553"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung POSTECH Research Center (SPRC) funded by Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1109\/jssc.2016.2574806","type":"journal-article","created":{"date-parts":[[2016,6,24]],"date-time":"2016-06-24T18:52:29Z","timestamp":1466794349000},"page":"1902-1914","source":"Crossref","is-referenced-by-count":8,"title":["A Coefficient-Error-Robust Feed-Forward Equalizing Transmitter for Eye-Variation and Power Improvement"],"prefix":"10.1109","volume":"51","author":[{"given":"Seungho","family":"Han","sequence":"first","affiliation":[]},{"given":"Sooeun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Minsoo","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[]},{"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"66","article-title":"A 4G b\/s\/ch 356 fJ\/b 10 mm equalized on-chip interconnect with nonlinear charge-injecting transmitter filter and transimpedance receiver in 90 nm CMOS technology","author":"kim","year":"2009","journal-title":"IEEE Int Solid-State Circuits Dig Tech Papers"},{"key":"ref11","first-page":"50","article-title":"A coefficient-error-robust FFE TX with 230% eye-variation improvement without calibration in 65 nm CMOS technology","author":"han","year":"2014","journal-title":"IEEE Int Solid-State Circuits Dig Tech Papers"},{"key":"ref12","first-page":"262","article-title":"A 95 fJ\/b current-mode transceiver for 10 mm on-chip interconnect","author":"lee","year":"2013","journal-title":"IEEE Int Solid-State Circuits Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047458"},{"key":"ref14","first-page":"60","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits"},{"key":"ref15","article-title":"Chip-package resonance in core power supply structures for a high power microprocessor","author":"smith","year":"0","journal-title":"Proc Pacific Rim\/ASME Internat Electronic Packaging Technical Conf and Exhibition (IPACK’01)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2015.15.2.184"},{"key":"ref4","first-page":"495","article-title":"A 1.2 V 12.8 GB\/s 2 Gb mobile wide-I\/O DRAM with $4\\,\\times \\,128$ I\/Os using TSV based stacking","author":"kim","year":"2011","journal-title":"IEEE Int Solid-State Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076214"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.962288"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.982431"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref2","first-page":"400","article-title":"A 0.1 pJ\/b 5–10 Gb\/s charge-recycling stacked low-power I\/O for on-chip signaling in 45 nm CMOS SOI","author":"liu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref9","first-page":"182","article-title":"A 10 Gb\/s compact low-power serial I\/O with DFE-IIR equalization in 65 nm CMOS","author":"liu","year":"2009","journal-title":"IEEE Int Solid-State Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7526339\/07499799.pdf?arnumber=7499799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:47Z","timestamp":1642003367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7499799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8]]},"references-count":16,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2574806","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2016,8]]}}}