{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T21:00:42Z","timestamp":1762808442819,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/jssc.2016.2584640","type":"journal-article","created":{"date-parts":[[2016,8,10]],"date-time":"2016-08-10T20:10:49Z","timestamp":1470859849000},"page":"2389-2397","source":"Crossref","is-referenced-by-count":8,"title":["Adaptive Comparator Bias-Current Control of 0.6 V Input Boost Converter for ReRAM Program Voltages in Low Power Embedded Applications"],"prefix":"10.1109","volume":"51","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2789-5559","authenticated-orcid":false,"given":"Tomoya","family":"Ishii","sequence":"first","affiliation":[]},{"given":"Sheyang","family":"Ning","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"Kota","family":"Tsurumi","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872704"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008903"},{"key":"ref12","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387433"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.53.04ED09"},{"key":"ref15","first-page":"33","article-title":"Integrated single-inductor dual-output DC-DC converter with power-distributive control","author":"huang","year":"2013","journal-title":"Proc IEEE 2nd Int Symp Next-Generation Electron (ISNE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.814974"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921900"},{"key":"ref4","first-page":"108t","article-title":"Low-power embedded ReRAM technology for IoT applications","author":"ueki","year":"2015","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref3","first-page":"56","article-title":"Write stress reduction in 50 nm AlxOy ReRAM improves endurance $1.4 \\times $ and write time, energy by 17%","author":"ning","year":"2013","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref6","first-page":"1","article-title":"Investigation of verify programming methods to achieve 10 million cycles for 50 nm HfO2 ReRAM","author":"higuchi","year":"2012","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref5","first-page":"200","article-title":"4-times faster rising VPASS (10 V), 15% lower power VPGM (20 V), wide output voltage range voltage generator system for 4-times faster 3D-integrated solid-state drives","author":"hatanaka","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref7","first-page":"44","article-title":"Stability conditioning to enhance read stability $10 \\times 7$ in 50 nm AlxOy ReRAM","author":"iwasaki","year":"2013","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref2","first-page":"309","article-title":"VSET\/RESET and VPGM generator without boosting dead time for 3D-ReRAM and NAND flash hybrid solid-state drives","author":"hatanaka","year":"2012","journal-title":"Proc IEEE Asian Solid State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131810"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/63.56520"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7581008\/07539607.pdf?arnumber=7539607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:07:54Z","timestamp":1642003674000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7539607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":17,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2584640","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}