{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T18:44:31Z","timestamp":1780512271890,"version":"3.54.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/jssc.2016.2584643","type":"journal-article","created":{"date-parts":[[2016,7,27]],"date-time":"2016-07-27T18:48:03Z","timestamp":1469645283000},"page":"2446-2462","source":"Crossref","is-referenced-by-count":29,"title":["A Wideband Injection Locked Quadrature Clock Generation and Distribution Technique for an Energy-Proportional 16\u201332 Gb\/s Optical Receiver in 28 nm FDSOI CMOS"],"prefix":"10.1109","volume":"51","author":[{"given":"Mayank","family":"Raj","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saman","family":"Saeedi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Azita","family":"Emami","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"194","article-title":"A 185-fsrms integrated-jitter and ?245-dB FOM PVT-robust ring-VCO-based injection-locked clock multiplier","author":"choi","year":"2016","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref11","first-page":"543","article-title":"An integrated 10\/5 GHz injection-locked quadrature LC VCO in a $0.18~\\mu \\text {m}$ digital CMOS process","author":"ravi","year":"2002","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2060258"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9292"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039535"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227612"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920330"},{"key":"ref17","first-page":"283","article-title":"A 25 Gb\/s $170~\\mu \\text {W}$ \/Gb\/s optical receiver in 28 nm CMOS for chip-to-chip optical communication","author":"saeedi","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref18","first-page":"11","article-title":"A 25 Gbps 3D-integrated CMOS\/silicon photonic optical receiver with ?15 dBm sensitivity and 0.17 pJ\/bit energy efficiency","author":"saeedi","year":"2015","journal-title":"Proc Opt Interconnects Conf (OI)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2494060"},{"key":"ref4","first-page":"1","article-title":"Design of high-speed wireline transceivers for backplane communications in 28 nm CMOS","author":"savoj","year":"2012","journal-title":"Proc CICC"},{"key":"ref27","first-page":"144","article-title":"A 28 Gb\/s 1 pJ\/b shared-inductor optical receiver with 56% chip-area reduction in 28 nm CMOS","author":"huang","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2310172"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040116"},{"key":"ref5","first-page":"248","article-title":"A 0.022 mm2 970 $\\mu $ W dual-loop injection-locked PLL with ?243 dB FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691072"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015681"},{"key":"ref9","first-page":"50","article-title":"A mixed-mode injection frequency-locked loop for self-calibration of injection locking range and phase noise in $0.13~\\mu \\text {m}$ CMOS","author":"shin","year":"2016","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000976"},{"key":"ref20","first-page":"158","article-title":"A 6.8 mW 7.4 Gb\/s clock-forwarded receiver with up to 300 MHz jitter tracking in 65 nm CMOS","author":"hossain","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","first-page":"1","article-title":"A 0.5-to-32.75 Gb\/s flexible-reach wireline transceiver in 20 nm CMOS","author":"upadhyaya","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.826814"},{"key":"ref24","first-page":"1","article-title":"A 2 GHz-to-7.5 GHz quadrature clock-generator using digital delay locked loops for multi-standard I\/Os in 14 nm CMOS","author":"elshazly","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref23","first-page":"52","article-title":"A pulse-position-modulation phase-noise-reduction technique for a 2-to-16 GHz injection-locked ring oscillator in 20 nm CMOS","author":"chien","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","first-page":"118","article-title":"A $4 \\times $ 25-to-28 Gb\/s 4.9 mW\/Gb\/s ?9.7 dBm high-sensitivity optical receiver based on 65 nm CMOS for board-to-board interconnects","author":"takemoto","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","first-page":"1","article-title":"A 4-to-11 GHz injection-locked quarter-rate clocking for an adaptive 153 fJ\/b optical receiver in 28 nm FDSOI CMOS","author":"raj","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7581008\/07523260.pdf?arnumber=7523260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:07:52Z","timestamp":1642003672000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7523260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2584643","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}