{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T11:41:22Z","timestamp":1762429282561,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/jssc.2016.2590550","type":"journal-article","created":{"date-parts":[[2016,9,14]],"date-time":"2016-09-14T18:22:06Z","timestamp":1473877326000},"page":"2475-2484","source":"Crossref","is-referenced-by-count":3,"title":["A Power-and-Area Efficient &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$10\\times 10$ &lt;\/tex-math&gt; &lt;\/inline-formula&gt; Gb\/s Bootstrap Transceiver in 40 nm CMOS for Referenceless and Lane-Independent Operation"],"prefix":"10.1109","volume":"51","author":[{"given":"Joon-Yeong","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwangseok","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taehun","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taeho","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang-Eun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-Sup","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinho","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5513-5285","authenticated-orcid":false,"given":"Hyeon-Min","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TCSII.2012.2195059","article-title":"Analysis of a frequency acquisition technique with a stochastic reference clock generator","volume":"59","author":"han","year":"2012","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"journal-title":"Control Systems Engineering","year":"2008","author":"nise","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231262"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"key":"ref16","first-page":"370","article-title":"A 32 mW 7.4 Gb\/s protocol-agile source-seriesterminated transmitter in 45 nm CMOS SOI","author":"dettloff","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref4","article-title":"Multi-link gearbox implementation agreement OIF-MLG-01.0","author":"trowbridge","year":"2012","journal-title":"Optical Internetworking Forum"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref6","first-page":"2310","article-title":"A $4 \\times 10$ -Gb\/s referenceless-and-masterless phase rotator-based parallel transceiver in 90-nm CMOS","volume":"24","author":"lee","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref5","article-title":"Multi-link gearbox implementation agreement OIF-MLG-02.0","author":"trowbridge","year":"2013","journal-title":"Optical Internetworking Forum"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215779"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256172"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259033"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7581008\/07567558.pdf?arnumber=7567558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:07:51Z","timestamp":1642003671000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7567558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":17,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2590550","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}