{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T07:07:26Z","timestamp":1769756846220,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/jssc.2016.2594077","type":"journal-article","created":{"date-parts":[[2016,8,24]],"date-time":"2016-08-24T19:19:29Z","timestamp":1472066369000},"page":"3204-3215","source":"Crossref","is-referenced-by-count":30,"title":["A 12 Gb\/s 0.9 mW\/Gb\/s Wide-Bandwidth Injection-Type CDR in 28 nm CMOS With Reference-Free Frequency Capture"],"prefix":"10.1109","volume":"51","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1379-1177","authenticated-orcid":false,"given":"Takashi","family":"Masuda","sequence":"first","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan"}]},{"given":"Ryota","family":"Shinoda","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan"}]},{"given":"Jeremy","family":"Chatwin","sequence":"additional","affiliation":[{"name":"Mixed Signal Systems Inc., Scotts Valley, CA, USA"}]},{"given":"Jacob","family":"Wysocki","sequence":"additional","affiliation":[{"name":"Mixed Signal Systems Inc., Scotts Valley, CA, USA"}]},{"given":"Koki","family":"Uchino","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan"}]},{"given":"Yoshifumi","family":"Miyajima","sequence":"additional","affiliation":[{"name":"Sony LSI Design Inc., Atsugi-shi, Kanagawa, Japan"}]},{"given":"Yosuke","family":"Ueno","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan"}]},{"given":"Kenichi","family":"Maruko","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan"}]},{"given":"Zhiwei","family":"Zhou","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan"}]},{"given":"Hideyuki","family":"Suzuki","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan"}]},{"given":"Norio","family":"Shoji","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan"}]}],"member":"263","reference":[{"key":"ref10","first-page":"46","article-title":"A 20 Gb\/s burst-mode CDR circuit using injection-locking technique","author":"lee","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"364","article-title":"A 1.296-to-5.184 Gb\/s transceiver with 2.4 mW\/(Gb\/s) burst-mode CDR using dual-edge injection-locked oscillator","author":"maruko","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"158","article-title":"A 6.8 mW 7.4 Gb\/s clock-forwarded receiver with up to 300 MHz jitter tracking in 65 nm CMOS","author":"hossain","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040116"},{"key":"ref14","first-page":"226","article-title":"A 10.3125 Gb\/s burst-mode CDR circuit using a \n$\\delta \\sigma $\n DAC","author":"terada","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"14","article-title":"A reference-free, digital background calibration technique for gated-oscillator-based CDR\/PLL","author":"liang","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","first-page":"1","article-title":"A 6.75-to-8.25 GHz 2.25 mW 190 fsrms integrated-jitter PVT-insensitive injection-locked clock multiplier using all-digital continuous frequency-tracking loop in 65 nm CMOS","author":"elkholy","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"1","article-title":"A 4-to-11 GHz injection-locked quarter-rate clocking for an adaptive 153 fJ\/b optical receiver in 28 nm FDSOI CMOS","author":"raj","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref19","first-page":"248","article-title":"A 0.022 mm\n$^{2}~970~\\mu \\text {W}$\n dual-loop injection-locked PLL with 243 dB FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"442","article-title":"A digital wideband CDR with 15.6 kppm frequency tracking at 8 Gb\/s in 40 nm CMOS","author":"pan","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"ref6","first-page":"38","article-title":"28 Gb\/s 560 mW multi-standard SerDes with singlestage analog front-end and 14-tap decision-feedback equalizer in 28 nm CMOS","author":"kimura","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"1","article-title":"A 5.9 pJ\/b 10 Gb\/s serial link with unequalized MM-CDR in 14 nm tri-gate CMOS","author":"dokania","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"32","article-title":"A sub-2 W 39.8-to-44.6 Gb\/s transmitter and receiver chipset with SFI-5.2 interface in 40 nm CMOS","author":"raghavan","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"40","article-title":"A 780 mW \n$4\\times 28$\n Gb\/s transceiver for 100 GbE gearbox PHY in 40 nm CMOS","author":"singh","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"438","article-title":"A 250 mW full-rate 10 Gb\/s transceiver core in 90 nm CMOS using a tri-state binary PD with 100 ps gated digital output","author":"masuda","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"366","article-title":"A 20 Gb\/s full-rate linear CDR circuit with automatic frequency acquisition","author":"lee","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"366","article-title":"A 78 mW 11.8 Gb\/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32 nm CMOS","author":"spagna","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7756673\/07548357.pdf?arnumber=7548357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T17:39:20Z","timestamp":1751391560000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7548357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":19,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2594077","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12]]}}}