{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:50:51Z","timestamp":1774720251278,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/jssc.2016.2596766","type":"journal-article","created":{"date-parts":[[2016,10,5]],"date-time":"2016-10-05T19:35:15Z","timestamp":1475696115000},"page":"3078-3092","source":"Crossref","is-referenced-by-count":81,"title":["A DTC-Based Subsampling PLL Capable of Self-Calibrated Fractional Synthesis and Two-Point Modulation"],"prefix":"10.1109","volume":"51","author":[{"given":"Nereo","family":"Markulic","sequence":"first","affiliation":[]},{"given":"Kuba","family":"Raczkowski","sequence":"additional","affiliation":[]},{"given":"Ewout","family":"Martens","sequence":"additional","affiliation":[]},{"given":"Pedro Emiliano","family":"Paro Filho","sequence":"additional","affiliation":[]},{"given":"Benjamin","family":"Hershberg","sequence":"additional","affiliation":[]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870894"},{"key":"ref38","volume":"74","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref33","first-page":"362","article-title":"21.2 A 2.3 GHz fractional-N dividerless phase-locked loop with ?112dBc\/Hz in-band phase noise","author":"huang","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref32","first-page":"1","article-title":"14.9 sub-sampling all-digital fractional-N frequency synthesizer with ?111dBc\/Hz in-band phase noise and an FOM of ?242dB","author":"chen","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref31","article-title":"Techniques for high-efficiency digital frequency synthesis","author":"marucci","year":"2015"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463539"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref36","first-page":"176","article-title":"9.7 A self-calibrated 10Mb\/s phase modulator with ?37.4 dB EVM based on a 10.1-to-12.4 GHz, ?246.6 dB-FOM, fractional-N subsampling PLL","author":"markulic","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338420"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757469"},{"key":"ref27","first-page":"89","article-title":"A 9.2–12.7 GHz wideband fractional-N subsampling PLL in 28nm CMOS with 280fs RMS jitter","author":"raczkowski","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref29","first-page":"172","article-title":"9.8 An $860~\\mu \\text {W}~2.1$ -to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth smart and ZigBee) applications","author":"chillara","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177085"},{"key":"ref1","first-page":"342","article-title":"A 0.27 mm2 13.5 dBm 2.4 GHz all-digital polar transmitter using 34%-efficiency class-D DPA in 40nm CMOS","author":"lai","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2004.842067"},{"key":"ref21","first-page":"110","article-title":"A low spur fractional-N digital PLL for 802.11 a\/b\/g\/n\/ac with 0.19 ps RMS jitter","author":"yao","year":"2011","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref26","first-page":"54","article-title":"A 5.3 GHz digital-to-time-converter-based fractional-N all-digital PLL","author":"pavlovic","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.643663"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541131"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2002.1011646"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/22.942563"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref15","first-page":"376","article-title":"A fully digital multimode polar transmitter employing 17b RF DAC in 3G mode","author":"boos","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"58","article-title":"A 0.8 mm2 all-digital SAW-less polar transmitter in 65nm EDGE SoC","author":"mehta","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757335"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433840"},{"key":"ref4","first-page":"316","article-title":"All-digital PLL and GSM\/EDGE transmitter in 90nm CMOS","author":"staszewski","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"208","article-title":"A 24mm2 quad-band single-chip GSM radio with transmitter calibration in 90nm digital CMOS","author":"staszewski","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","author":"stauth","year":"2008","journal-title":"Energy Efficient Wireless Transmitters Polar and Direct-Digital Modulation Architectures"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746362"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2345021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872739"},{"key":"ref45","first-page":"174","article-title":"9.6 A 2.7-to-4.3 GHz, 0.16 ps RMS-jitter, ?246.8 dB-FOM, digital fractional-N sampling PLL in 28nm CMOS","author":"gao","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref48","first-page":"420","article-title":"A 2.4GHz 2Mb\/s versatile PLL-based transmitter using digital pre-emphasis and auto calibration in $0.18~\\mu \\text {m}$ CMOS for WPAN","author":"shanan","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref47","first-page":"1","article-title":"A 10 Mb\/s hybrid two-point modulator with front-end phase selection and dual-path DCO modulation","author":"li","year":"2015","journal-title":"Proc IEEE Int Wireless Symp (IWS)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433512"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2309086"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7756673\/07583711.pdf?arnumber=7583711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:27Z","timestamp":1642003947000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7583711\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":49,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2596766","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12]]}}}