{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T09:04:38Z","timestamp":1775120678578,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Macao Science and Technology Development Fund (FDCT) SKL Fund and the University of Macau","award":["MYRG-2015-00097"],"award-info":[{"award-number":["MYRG-2015-00097"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/jssc.2016.2597847","type":"journal-article","created":{"date-parts":[[2016,9,2]],"date-time":"2016-09-02T18:59:44Z","timestamp":1472842784000},"page":"2979-2991","source":"Crossref","is-referenced-by-count":27,"title":["A Time-Interleaved Ring-VCO with Reduced 1\/ $\\text {f}^{3}$ Phase Noise Corner, Extended Tuning Range and Inherent Divided Output"],"prefix":"10.1109","volume":"51","author":[{"given":"Jun","family":"Yin","sequence":"first","affiliation":[]},{"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[]},{"given":"Franco","family":"Maloberti","sequence":"additional","affiliation":[]},{"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"kundert","year":"2002","journal-title":"Predicting the phase noise and jitter of PLL-based frequency synthesizers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.910480"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/16.47770"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063116"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063117"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3047-0_17"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref18","first-page":"234","article-title":"An N-path filter enhanced low phase noise ring VCO","author":"zhai","year":"2014","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A low-jitter and fractional-resolution injection-locked clock multiplier using a DLL-based real-time PVT calibrator with replica-delay cells","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","first-page":"40","article-title":"A $4.2\\mu \\text {s}$ -settling-time 3rd-order 2.1GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL","author":"huang","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"626","DOI":"10.1109\/JSSC.2015.2511157","article-title":"A 2.4GHz 4mW inductorless RF synthesizer","volume":"51","author":"kong","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref5","first-page":"48","article-title":"A 0.003mm $^{2}~1.7$ -to-3.5GHz dual-mode time-interleaved ring-VCO achieving 90-to-150kHz 1\/ $\\text {f}_{3}$ phase-noise corner","author":"yin","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289893"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273823"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062850"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032276"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7756673\/07559792.pdf?arnumber=7559792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:27Z","timestamp":1642003947000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7559792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":19,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2597847","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12]]}}}