{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T15:54:06Z","timestamp":1765382046079,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100007245","name":"Systems on Nanoscale Information fabriCs (SONIC), one of the six SRC STARnet Centers, sponsored by MARCO and DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/jssc.2016.2598768","type":"journal-article","created":{"date-parts":[[2016,9,12]],"date-time":"2016-09-12T18:07:56Z","timestamp":1473703676000},"page":"8-20","source":"Crossref","is-referenced-by-count":28,"title":["A 0.0021 mm<sup>2<\/sup>1.82 mW 2.2 GHz PLL Using Time-Based Integral Control in 65 nm CMOS"],"prefix":"10.1109","volume":"52","author":[{"given":"Junheng","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Romesh Kumar","family":"Nandwana","sequence":"additional","affiliation":[]},{"given":"Guanghua","family":"Shu","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Elkholy","sequence":"additional","affiliation":[]},{"given":"Seong Joong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/RFIC.2010.5477255"},{"key":"ref11","first-page":"206","article-title":"A 0.2 V, $7.5~\\mu \\text {W}$ , 20 kHz $\\Sigma \\Delta $ modulator with 69 dB SNR in 90 nm CMOS","author":"wismar","year":"2007","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref12","first-page":"412","article-title":"A 15mW 3.125GHz PLL for serial backplane transceivers in $0.13~\\mu \\text {m}$ CMOS","author":"parker","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"year":"1991","author":"wolaver","journal-title":"Phase-Locked Loop Circuit Design","key":"ref13"},{"key":"ref14","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200 MHz range and 3mW power dissipation for mobile SoC clocking in 22nm CMOS","author":"august","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"268","article-title":"A 0.012mm2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider","author":"liu","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"1","article-title":"A 0.009mm2 2.06mW 32-to-2000MHz 2nd-order $\\Sigma \\Delta $ analogous bang-bang digital PLL with feed-forward delay-locked and phase-locked operations in 14nm FinFET technology","author":"song","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISSCC.2016.7418041"},{"key":"ref4","first-page":"270","article-title":"A 2.4GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO","author":"huang","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2011.2157259"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref5","first-page":"338","article-title":"A 0.0021 mm2 1.82 mW 2.2GHz PLL using time-based integral control in 65nm CMOS","author":"zhu","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"2145","DOI":"10.1109\/JRPROC.1931.222283","article-title":"amplitude, phase, and frequency modulation","volume":"19","author":"roder","year":"1931","journal-title":"Proceedings of the IRE"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2012.2225738"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/CICC.2007.4405753"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JSSC.2010.2079430"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/PESC.1999.789077"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7811159\/07564468.pdf?arnumber=7564468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:10Z","timestamp":1642004410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7564468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2598768","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}