{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:16:26Z","timestamp":1759331786878,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"U.S. Government (DARPA)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/jssc.2016.2601319","type":"journal-article","created":{"date-parts":[[2016,9,12]],"date-time":"2016-09-12T18:07:56Z","timestamp":1473703676000},"page":"50-63","source":"Crossref","is-referenced-by-count":44,"title":["Postsilicon Voltage Guard-Band Reduction in a 22 nm Graphics Execution Core Using Adaptive Voltage Scaling and Dynamic Power Gating"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3745-122X","authenticated-orcid":false,"given":"Minki","family":"Cho","sequence":"first","affiliation":[]},{"given":"Stephen T.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Carlos","family":"Tokunaga","sequence":"additional","affiliation":[]},{"given":"Charles","family":"Augustine","sequence":"additional","affiliation":[]},{"given":"Jaydeep P.","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"Krishnan","family":"Ravichandran","sequence":"additional","affiliation":[]},{"given":"James W.","family":"Tschanz","sequence":"additional","affiliation":[]},{"given":"Muhammad M.","family":"Khellah","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330659"},{"key":"ref12","first-page":"410","article-title":"Compact in-situ sensors for monitoring negative-bias-temperature-instability effect and oxide degradation","author":"karl","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417956"},{"key":"ref14","first-page":"152","article-title":"Post-silicon voltage-guard-band reduction in a 22 nm graphics execution core using adaptive voltage scaling and dynamic power gating","author":"cho","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917502"},{"key":"ref6","first-page":"282","article-title":"A 45 nm resilient and adaptive microprocessor core for dynamic variation tolerance","author":"tschanz","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"1","article-title":"Aging-aware adaptive voltage scaling in 22 nm high-K\/metal-gate tri-gate CMOS","author":"cho","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref8","first-page":"1","article-title":"Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled hybrid LDO\/switched-capacitor VR with fast droop mitigation","author":"kim","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"108","article-title":"A graphics execution core in 22 nm CMOS featuring adaptive clocking, selective boosting and state-retentive sleep","author":"tokunaga","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"1","article-title":"A 0.33 V\/–40 °C process\/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28 nm back-gate biasing","author":"clerc","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"74","article-title":"Increasing the performance of a 28 nm \n$\\times$\n 86-64 microprocessor through system power management","author":"grenat","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"292","article-title":"Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging","author":"tschanz","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7811159\/07564406.pdf?arnumber=7564406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:10Z","timestamp":1642004410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7564406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2601319","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}